Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

DSP56857 Datasheet(PDF) 254 Page - Freescale Semiconductor, Inc

Part # DSP56857
Description  Digitial Signal Controller
PDF  662 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

DSP56857 Datasheet(HTML) 254 Page - Freescale Semiconductor, Inc

Back Button DSP56857 Datasheet HTML 250Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 251Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 252Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 253Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 254Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 255Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 256Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 257Page - Freescale Semiconductor, Inc DSP56857 Datasheet HTML 258Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 254 / 662 page
background image
Functional Description
5685X Digital Signal Controller User Manual, Rev. 4
10-18
Freescale Semiconductor
With the misaligned character, shown in Figure 10-13, the receiver counts 170 RT cycles at the
point when the count of the transmitting device is10 bit
× 16 RT cycles + 3 RT
cycles = 163 RT cycles.
The maximum percent difference between the receiver count and the transmitter count of a slow
9-bit character with no errors is:
10.6.4.7 Fast Data Tolerance
Figure 10-14 demonstrates how much a fast received frame can be misaligned without causing a
noise error or a framing error. The fast Stop bit ends at RT10 instead of RT16 but it is still
sampled at RT8, RT9, and RT10.
Figure 10-14. Fast Data
For an 8-bit data character, data sampling of the Stop bit takes the receiver 9-bit
× 16 RT
cycles + 10 RT cycles = 154 RT cycles.
With the misaligned character shown in Figure 10-14, the receiver counts 154 RT cycles at the
point when the count of the transmitting device is 10 bit
× 16 RT cycles = 160 RT cycles.
The maximum percent difference between the receiver count and the transmitter count of a fast
8-bit character with no errors is:
For a 9-bit data character, data sampling of the stop bit takes the receiver 10 bit
× 16 RT
cycles + 10 RT cycles = 170 RT cycles.
With the misaligned character shown in Figure 10-14, the receiver counts 170 RT cycles at the
point when the count of the transmitting device is 11 bit
× 16 RT cycles = 176 RT cycles.
170
163
–
170
------------------------
100
×
4.12%
=
IDLE OR NEXT FRAME
STOP
DATA
SAMPLES
RECEIVER
RT CLOCK
154
160
–
154
------------------------
100
×
3.90%
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com