PIC18F4520ESLASHMLQTP datasheet(276/390 Pages) MICROCHIP

276 / 390 page

PIC18F2420/2520/4420/4520

DS39631A-page 274

Preliminary

 2004 Microchip Technology Inc.

ADDWFC

ADD W and CARRY bit to f

Syntax:

ADDWFC

f {,d {,a}}

Operands:

≤ f ≤ 255

∈ [0,1]

Operation:

(W) + (f) + (C)

→ dest

Status Affected:

N,OV, C, DC, Z

Encoding:

0010

00da

ffff

Description:

Add W, the CARRY flag and data mem-

ory location ‘f’. If ‘d’ is ‘0’, the result is

placed in W. If ‘d’ is ‘1’, the result is

placed in data memory location ‘f’.

If ‘a’ is ‘0’, the Access Bank is selected.

If ‘a’ is ‘1’, the BSR is used to select the

GPR bank (default).

If ‘a’ is ‘0’ and the extended instruction

set is enabled, this instruction operates

in Indexed Literal Offset Addressing

mode whenever f

≤ 95 (5Fh). See

Section 24.2.3 “Byte-Oriented and

Bit-Oriented Instructions in Indexed

Literal Offset Mode” for details.

Words:

Cycles:

Q Cycle Activity:

Decode

Read

Process

Data

Write to

destination

Example:

ADDWFC

REG,

0, 1

Before Instruction

CARRY bit =

REG

02h

4Dh

After Instruction

CARRY bit =

REG

02h

50h

ANDLW

AND literal with W

Syntax:

ANDLW

Operands:

≤ k ≤ 255

Operation:

(W) .AND. k

→ W

Status Affected:

N, Z

Encoding:

0000

1011

kkkk

Description:

The contents of W are AND’ed with the

8-bit literal ‘k’. The result is placed in W.

Words:

Cycles:

Q Cycle Activity:

Decode

Read literal

‘k’

Process

Data

Write to W

Example:

ANDLW

05Fh

Before Instruction

A3h

After Instruction

03h

PIC18F4520E/MLQTP Datasheet(PDF) 276 Page - Microchip Technology

PIC18F4520E/MLQTP Datasheet(HTML) 276 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL