| Electronic Components Datasheet Search |
|
AR8327-AL1A-R Datasheet(PDF) 367 Page - List of Unclassifed Manufacturers |
|
|
|||||||||||||||||||||||||||||
AR8327-AL1A-R Datasheet(HTML) 367 Page - List of Unclassifed Manufacturers |
|
367 / 394 page ![]() Atheros Communications, Inc. AR8327/AR8327N Seven-port Gigabit Ethernet Switch • 367 Table 3-389. Debug Port 2 (R/W Port) 3.10.25 Debug Register — Analog Test Control Address Offset: 0x00, or 0d00 Table 3-390 summarizes the Register Table 3-390. Debug Register — Analog Test Control Bit Symbol Type Description 15:0 Debug Data Port Mode R/W The data port of debug register. Before access this register, must set the address offset first. HW Rst 0 SW Rst 0 Bit Symbol Type Description 15 SEL_CLK125M_ DSP Mode R/W Control bit for RGMII interface Rx clock delay: 1 = RGMII Rx clock delay enable 0 = RGMII Rx clock delay disable HW Rst 1 SW Rst 0 14:12 RESERVED Mode R/W Reserved HW Rst 0 SW Rst Retain 11 RESERVED Mode R/W Reserved HW Rst 0 SW Rst 0 10 RESERVED Mode R/W Reserved HW Rst 0 SW Rst Retain 9RESERVED Mode R/W Reserved HW Rst 1 SW Rst Retain 8RESERVED Mode R/W Reserved HW Rst 0 SW Rst Retain 7:5 RESERVED Mode R/W Reserved HW Rst 1 SW Rst Retain 4:3 RESERVED Mode R/W Reserved HW Rst 2’h1 SW Rst Retain |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |