STM32MP157C datasheet(193/258 Pages) STMICROELECTRONICS

Part #	STM32MP157C

Description	Arm® dual Cortex®-A7 650 MHz Cortex®-M4 MPU, 3D GPU, TFT/DSI, 37 comm. interfaces, 29 timers, adv. analog, crypto

PDF	258 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

193 / 258 page

DS12505 Rev 2

193/258

STM32MP157C

Electrical characteristics

238

Figure 37. QUADSPI timing diagram - SDR mode

Figure 38. QUADSPI timing diagram - DDR mode

Table 74. QUADSPI characteristics in DDR mode

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Fck1/t(CLK)

QUADSPI clock

frequency

2.7 V < VDD < 3.6 V

CL=20 pF

MHz

1.71 V < VDD < 3.6 V

CL=15 pF

tw(CLKH)

QUADSPI clock high and

low time

-t(CLK)/2 - 0.5

t(CLK)/2 + 0.5

tw(CLKL)

-t(CLK)/2 - 0.5

t(CLK)/2 + 0.5

tsr(IN), tsf(IN) Data input setup time

0.5

thr(IN), thf(IN) Data input hold time

2.75

tvr(OUT),

tvf(OUT)

Data output valid time

DHHC = 0

1.5

DHHC = 1

Pres = 1, 2...

-t(CLK)/4+1

t(CLK)/4+1.5

thr(OUT),

thf(OUT)

Data output hold time

DHHC = 0

DHHC = 1

Pres = 1, 2...

t(CLK)/4

MSv36878V2

Data output

IO0

IO1

IO2

Clock

Data input

IO0

IO1

IO2

t(CLK)

tw(CLKH)

tw(CLKL)

tr(CLK)

tf(CLK)

ts(IN)

th(IN)

tv(OUT)

th(OUT)

MSv36879V3

Data output

IO0

IO2

IO4

Clock

Data input

IO0

IO2

IO4

t(CLK)

tw(CLKH)

tw(CLKL)

tr(CLK)

tf(CLK)

tsf(IN) thf(IN)

tvf(OUT)

thr(OUT)

IO1

IO3

IO5

IO1

IO3

IO5

tvr(OUT)

thf(OUT)

tsr(IN) thr(IN)

STM32MP157C Datasheet(PDF) 193 Page - STMicroelectronics

STM32MP157C Datasheet(HTML) 193 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL