Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32MP157C Datasheet(PDF) 204 Page - STMicroelectronics

Part # STM32MP157C
Description  Arm® dual Cortex®-A7 650 MHz Cortex®-M4 MPU, 3D GPU, TFT/DSI, 37 comm. interfaces, 29 timers, adv. analog, crypto
PDF  258 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32MP157C Datasheet(HTML) 204 Page - STMicroelectronics

Back Button STM32MP157C Datasheet HTML 200Page - STMicroelectronics STM32MP157C Datasheet HTML 201Page - STMicroelectronics STM32MP157C Datasheet HTML 202Page - STMicroelectronics STM32MP157C Datasheet HTML 203Page - STMicroelectronics STM32MP157C Datasheet HTML 204Page - STMicroelectronics STM32MP157C Datasheet HTML 205Page - STMicroelectronics STM32MP157C Datasheet HTML 206Page - STMicroelectronics STM32MP157C Datasheet HTML 207Page - STMicroelectronics STM32MP157C Datasheet HTML 208Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 258 page
background image
Electrical characteristics
STM32MP157C
204/258
DS12505 Rev 2
tSAMP
Sampling time in Sample
and Hold mode
CSH=100nF
(Code transition between
the lowest input code and
the highest input code
when DAC_OUT reaches
final value ± 1LSB)
DACMCR.MODEx[2:0] =
100/101
(BUFFER ON)
-0.7
-
ms
DACMCR.MODEx[2:0] = 110
(BUFFER OFF)
-11.5
-
DACMCR.MODEx[2:0] = 111
(INTERNAL BUFFER OFF)
-0.3
-
CIint
Internal sample and hold
capacitor
--
2.2
-
pF
Voffset
Middle code offset for 1
trim code step
VREF+ = 3.6 V
-
450
-
µV
VREF+ = 1.8 V
-
213
-
IDDA(DAC)
DAC quiescent
consumption from VDDA
DAC output
buffer ON
No load, middle
code (0x800)
-TBD
-
µA
No load, worst
code (0xF1C)
-TBD
-
DAC output
buffer OFF
No load,
middle/worst
code (0x800)
-TBD
-
Sample and Hold mode,
CSH = 100 nF
-TBD
-
IDDV(DAC)
DAC consumption from
VREF+
DAC output
buffer ON
No load, middle
code (0x800)
-TBD
-
No load, worst
code (0xF1C)
-TBD
-
DAC output
buffer OFF
No load,
middle/worst
code (0x800)
-TBD
-
Sample and Hold mode, Buffer
ON, CSH = 100 nF (worst code)
-TBD
-
Sample and Hold mode, Buffer
OFF, CSH = 100 nF (worst code)
-TBD
-
1. Guaranteed by design.
2. Since VREF+ must always be ≤ VDDA, maximum VDAC_OUT = minimum value between Max(VREF+) and Max(VDDA-0.2)
3. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).
Table 80. DAC characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Table 81. DAC accuracy
Symbol
Parameter
Conditions
Min
Typ(1)
Max
Unit
DNL
Differential
non
linearity(2)
DAC output buffer ON
-
±2
TBD
LSB
DAC output buffer OFF
-
±2
TBD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com