Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LPC47M14X Datasheet(PDF) 169 Page - SMSC Corporation

Part # LPC47M14X
Description  128 PIN ENGANCED SUPER I/O CONTROLLER WITH AN LPC INTERFACE AND USB HUB
PDF  205 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M14X Datasheet(HTML) 169 Page - SMSC Corporation

Back Button LPC47M14X Datasheet HTML 165Page - SMSC Corporation LPC47M14X Datasheet HTML 166Page - SMSC Corporation LPC47M14X Datasheet HTML 167Page - SMSC Corporation LPC47M14X Datasheet HTML 168Page - SMSC Corporation LPC47M14X Datasheet HTML 169Page - SMSC Corporation LPC47M14X Datasheet HTML 170Page - SMSC Corporation LPC47M14X Datasheet HTML 171Page - SMSC Corporation LPC47M14X Datasheet HTML 172Page - SMSC Corporation LPC47M14X Datasheet HTML 173Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 169 / 205 page
background image
SMSC DS – LPC47M14X
Page 169
Rev. 03/19/2001
NAME
REG INDEX
DEFINITION
NOTES
INT_G
Default = 0x00
on VCC POR, VTR
POR,
HARD
RESET and SOFT
RESET
0xF1
R/W
Bit[7:1] Reserved
Bit[0]
INT_G Enable
0 = Disable Interrupt Generating Registers
from affecting the serial IRQ stream.
1 = Enable Interrupt Generating Registers to
drive one or more frames low in the
SER IRQ stream
Note:
See
runtime registers at offset 0x54 and
0x55 for configuring Interrupt Generating
Registers.
Eng.
Note 1
0xF2-
0xFF
Reserved – read as ‘0’
Note:
The registers located in Logical Device A are runtime registers.
Note 1: SMSC Reserved registers have read/write capability. The default values set for these registers should be
maintained unless otherwise specified.
Table 74 – MPU-401 [Logical Device Number = 0x0B]
NAME
REG INDEX
DEFINITION
STATE
MPU-401
Primary
Base I/O Address
High Byte
Default = 0x03
on HARD RESET,
SOFT RESET, VCC
POR and VTR POR
0x60 R/W
Bit[0] A8
Bit[1] A9
Bit[2] A10
Bit[3] A11
Bit[4] “0”
Bit[5] “0”
Bit[6] “0”
Bit[7] “0”
C
MPU-401
Primary
Base I/O Address
Low Byte
Default = 0x30
on HARD RESET,
SOFT RESET, VCC
POR and VTR POR
0x61 R/W
Bit[0] “0”
Bit[1] A1
Bit[2] A2
Bit[3] A3
Bit[4] A4
Bit[5] A5
Bit[6] A6
Bit[7] A7
Note: Bit[0] must be “0”.
C
Table 75 – USB Hub, Logical Device C [Logical Device Number = 0x0C]
NAME
REG INDEX
DEFINITION
NOTES
Activate
0x30
Bit [0]
This bit has read/write capability.
Bits[7:1] Reserved (Writes are ignored and Reads
return 0)
Note:
This register has no dedicated function. The
user may use this register at their own
discretion.
Note 1
OSC_CLK
Default = 0x00
on VTR POR
0xF0
R/W
Bit [0] Reserved
Bit [1] OSC_CLK
0=48MHz clock is connected to the ICLK pin (default)
1=24MHz crystal is connected to the ICLK and OCLK
pins
Bits [7:2] Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com