Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32MP157C Datasheet(PDF) 194 Page - STMicroelectronics

Part # STM32MP157C
Description  Arm® dual Cortex®-A7 800 MHz Cortex®-M4 MPU, 3D GPU, TFT/DSI, 37 comm. interfaces, 29 timers, adv. analog, crypto
PDF  260 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32MP157C Datasheet(HTML) 194 Page - STMicroelectronics

Back Button STM32MP157C Datasheet HTML 190Page - STMicroelectronics STM32MP157C Datasheet HTML 191Page - STMicroelectronics STM32MP157C Datasheet HTML 192Page - STMicroelectronics STM32MP157C Datasheet HTML 193Page - STMicroelectronics STM32MP157C Datasheet HTML 194Page - STMicroelectronics STM32MP157C Datasheet HTML 195Page - STMicroelectronics STM32MP157C Datasheet HTML 196Page - STMicroelectronics STM32MP157C Datasheet HTML 197Page - STMicroelectronics STM32MP157C Datasheet HTML 198Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 194 / 260 page
background image
Electrical characteristics
STM32MP157C/F
194/260
DS12505 Rev 5
Figure 37. QUADSPI timing diagram - SDR mode
Figure 38. QUADSPI timing diagram - DDR mode
Table 74. QUADSPI characteristics in DDR mode
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Fck1/t(CLK)
QUADSPI clock
frequency
2.7 V < VDD < 3.6 V
CL=20 pF
--
90
MHz
1.71 V < VDD < 3.6 V
CL=15 pF
--
90
tw(CLKH)
QUADSPI clock high and
low time
-t(CLK)/2 - 0.5
-
t(CLK)/2 + 0.5
ns
tw(CLKL)
-t(CLK)/2 - 0.5
-
t(CLK)/2 + 0.5
tsr(IN), tsf(IN) Data input setup time
-
0.5
-
-
thr(IN), thf(IN) Data input hold time
-
2.75
-
-
tvr(OUT),
tvf(OUT)
Data output valid time
DHHC = 0
-
1
1.5
DHHC = 1
Pres = 1, 2...
-t(CLK)/4+1
t(CLK)/4+1.5
thr(OUT),
thf(OUT)
Data output hold time
DHHC = 0
0
-
-
DHHC = 1
Pres = 1, 2...
t(CLK)/4
-
-
MSv36878V2
Data output
IO0
IO1
IO2
Clock
Data input
IO0
IO1
IO2
t(CLK)
tw(CLKH)
tw(CLKL)
tr(CLK)
tf(CLK)
ts(IN)
th(IN)
tv(OUT)
th(OUT)
MSv36879V3
Data output
IO0
IO2
IO4
Clock
Data input
IO0
IO2
IO4
t(CLK)
tw(CLKH)
tw(CLKL)
tr(CLK)
tf(CLK)
tsf(IN) thf(IN)
tvf(OUT)
thr(OUT)
IO1
IO3
IO5
IO1
IO3
IO5
tvr(OUT)
thf(OUT)
tsr(IN) thr(IN)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com