STM32L552CCT3PTR datasheet(267/340 Pages) STMICROELECTRONICS

267 / 340 page

DS12737 Rev 6

267/340

STM32L552xx

Electrical characteristics

307

Table 124. DFSDM measured timing 1.71 to 3.6 V(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

fDFSDMCLK

DFSDM

clock

1.71 < VDD < 3.6 V

fSYSCLK

MHz

fCKIN

(1/TCKIN)

Input clock

frequency

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

1.71 < VDD < 3.6 V

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

2.7 < VDD < 3.6 V

SPI mode (SITP[1:0]=0,1),

Internal clock mode

(SPICKSEL[1:0]

≠0),

1.71 < VDD < 3.6 V

SPI mode (SITP[1:0]=0,1),

Internal clock mode

(SPICKSEL[1:0]

≠0),

2.7 < VDD < 3.6 V

fCKOUT

Output

clock

frequency

1.71 < VDD < 3.6 V

DuCyCKOUT

Output

clock

frequency

duty cycle

1.71 < VDD < 3.6 V

twh(CKIN)

twl(CKIN)

Input clock

high and

low time

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

1.71 < VDD < 3.6 V

TCKIN/2-0.5

TCKIN/2

tsu

Data input

setup time

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

1.71 < VDD < 3.6 V

Data input

hold time

SPI mode (SITP[1:0]=0,1),

External clock mode

(SPICKSEL[1:0]=0),

1.71 < VDD < 3.6 V

2.5

TManchester

Manchester

data period

(recovered

clock

period)

Manchester mode

(SITP[1:0]=2,3),

Internal clock mode

(SPICKSEL[1:0]

≠0),

1.71 < VDD < 3.6 V

(CKOUTDIV

+1) *

TDFSDMCLK

(2*CKOUTDI

V) *

TDFSDMCLK

1. Data based on characterization results, not tested in production.

STM32L552CCT3PTR Datasheet(PDF) 267 Page - STMicroelectronics

STM32L552CCT3PTR Datasheet(HTML) 267 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL