Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7041A Datasheet(PDF) 600 Page - Renesas Technology Corp

Part # SH7041A
Description  Renesas 32-Bit Single-Chip RISC Microprocessor SuperH RISC engine Family/SH7040 Series(CPU Core SH-2)
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7041A Datasheet(HTML) 600 Page - Renesas Technology Corp

Back Button SH7041A Datasheet HTML 596Page - Renesas Technology Corp SH7041A Datasheet HTML 597Page - Renesas Technology Corp SH7041A Datasheet HTML 598Page - Renesas Technology Corp SH7041A Datasheet HTML 599Page - Renesas Technology Corp SH7041A Datasheet HTML 600Page - Renesas Technology Corp SH7041A Datasheet HTML 601Page - Renesas Technology Corp SH7041A Datasheet HTML 602Page - Renesas Technology Corp SH7041A Datasheet HTML 603Page - Renesas Technology Corp SH7041A Datasheet HTML 604Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 600 / 923 page
background image
562
Table 15.7
A/D Conversion Times
CKS = 0
CKS = 1
Time
Symbol
Min
Typ
Max
Min
Typ
Max
A/D conversion start
delay time
t
D
1.5
1.5
1.5
1.5
1.5
1.5
Input sampling time
t
SPL
20
20
20
40
40
40
A/D conversion time
t
CONV
42.5
42.5
42.5
82.5
82.5
82.5
Notes: 1. Unit: states
2. Table entries are for when ADST = 1. If 200 states have not elapsed since the PWR bit
has been set, no conversions are done until after those 200 states have occurred.
When PWR = 0, add 200 states to the first A/D conversion start delay time. When
continuously executing conversion, tcp for the second time and following is 20 cycle
when CKS=0 and 40 cycle when CKS=1.
The CKS bit of the ADCSR is the operation time t
CONV, but set so that this is 2 µs or greater. Table
15.8 shows the operating frequency and CKS bit settings.
Table 15.8
Operating Frequency and CKS Bit Settings
Conversion Time
Minimum Conversion Time (µs)
CKS
(States)
28 MHz
20 MHz
16 MHz
10 MHz
8 MHz
0
42.5
—
2.1
2.6
4.3
5.3
1
82.5
2.9
4.2
5.0
8.3
10.3
Note:
The indication “—” means the setting is not available.
15.5
Interrupts
The high speed A/D converter generates an A/D conversion end interrupt (ADI) upon completion
of A/D conversions. The ADI interrupt request can be enabled or disabled by the ADIE bit of the
ADCSR.
The DTC or DMAC can be activated by ADI interrupts. When converted data is read by the DTC
or DMAC upon an ADI interrupt, consecutive conversions can be done without software
responsibility.
Table 15.9 lists the high speed A/D converter interrupt sources.
During scan mode, if the ADIE bit is set to 1, A/D conversion is temporarily suspended
immediately when the ADF flag is set to 1. A/D conversion is restarted when the ADF flag is
cleared to 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com