Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SPC584BX Datasheet(PDF) 101 Page - STMicroelectronics

Part # SPC584BX
Description  32-bit Power Architecture microcontroller for automotive ASIL-B applications
PDF  142 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

SPC584BX Datasheet(HTML) 101 Page - STMicroelectronics

Back Button SPC584BX Datasheet HTML 97Page - STMicroelectronics SPC584BX Datasheet HTML 98Page - STMicroelectronics SPC584BX Datasheet HTML 99Page - STMicroelectronics SPC584BX Datasheet HTML 100Page - STMicroelectronics SPC584BX Datasheet HTML 101Page - STMicroelectronics SPC584BX Datasheet HTML 102Page - STMicroelectronics SPC584BX Datasheet HTML 103Page - STMicroelectronics SPC584BX Datasheet HTML 104Page - STMicroelectronics SPC584BX Datasheet HTML 105Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 101 / 142 page
background image
DS11701 Rev 4
101/142
SPC584Bx
Electrical characteristics
101
•
All output timing is worst case and includes the mismatching of rise and fall times of the
output pads.
•
Output parameters are valid for CL = 25 pF, where CL is the external load to the device
(lumped). The internal package capacitance is accounted for, and does not need to be
subtracted from the 25 pF value.
•
Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may
reduce operating speeds and may cause incorrect operation.
•
Programming the IBFD register (I2C bus Frequency Divider) with the maximum
frequency results in the minimum output timings listed. The I2C interface is designed to scale
the data transition time, moving it to the middle of the SCL low period. The actual position is
affected by the pre-scale and division values programmed in the IBC field of the IBFD
register.
Figure 42. I2C input/output timing
Table 59. I2C output timing specifications — SCL and SDA
No. Symbol C
Parameter
Value
Unit
Min
Max
1
— CC D Start condition hold time
6
—
PER_CLK
Cycle(1)
2
— CC D Clock low time
10
—
PER_CLK Cycle
3
— CC D Bus free time between Start and Stop condition
4.7
—
µs
4
— CC D Data hold time
7
—
PER_CLK Cycle
5
— CC D Clock high time
10
—
PER_CLK Cycle
6
— CC D Data setup time
2
—
PER_CLK Cycle
7
— CC D Start condition setup time (for repeated start condition only)
20
—
PER_CLK Cycle
8
— CC D Stop condition setup time
10
—
PER_CLK Cycle
1. PER_CLK is the SoC peripheral clock, which drives the I2C BIU and module clock inputs. See the Clocking chapter in the
device reference manual for more detail.
SCL
SDA
1
2
4
5
6
7
3
8



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com