Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

AM6548 Datasheet(PDF) 235 Page - Texas Instruments

Click here to check the latest version.
Part # AM6548
Description  AM654x, AM652x Sitara™ Processors Silicon Revision 2.1
PDF  284 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

AM6548 Datasheet(HTML) 235 Page - Texas Instruments

Back Button AM6548 Datasheet HTML 231Page - Texas Instruments AM6548 Datasheet HTML 232Page - Texas Instruments AM6548 Datasheet HTML 233Page - Texas Instruments AM6548 Datasheet HTML 234Page - Texas Instruments AM6548 Datasheet HTML 235Page - Texas Instruments AM6548 Datasheet HTML 236Page - Texas Instruments AM6548 Datasheet HTML 237Page - Texas Instruments AM6548 Datasheet HTML 238Page - Texas Instruments AM6548 Datasheet HTML 239Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 235 / 284 page
background image
NO.
MIN
MAX
UNIT
PRIEP3
tsu(EDIO_DATA_IN-
EDC_SYNCx_OUT)
Setup time, EDIO_DATA_IN valid before EDC_SYNCx_OUT active
edge
20
ns
PRIEP4
th(EDC_SYNCx_OUT-
EDIO_DATA_IN)
Hold time, EDIO_DATA_IN valid after EDC_SYNCx_OUT active
edge
20
ns
(1)
P = PRU-ICSS IEP clock source period.
EDC_SYNCx_OUT
PRIEP4
PRIEP2
PRIEP3
EDIO_DATA_IN[7:0]
SPRSP08_TIMING_PRU_IEP_01
PRIEP1
Figure 7-105. PRU_ICSSG PRU IEP SYNCx Timing
7.9.5.21.3.1.2 PRU_ICSSG IEP Timing Requirements - Digital IOs
NO.
MIN
MAX
UNIT
IEPIO1
tw(EDIO_OUTVALIDL)
Pulse Duration, EDIO_OUTVALID Low
-2+14×P
(1)
ns
IEPIO2
tw(EDIO_OUTVALIDH)
Pulse Duration, EDIO_OUTVALID High
-2+32×P
(1)
ns
IEPIO3
td(EDIO_OUTVALID-
EDIO_DATA_OUT)
Delay time, EDIO_OUTVALID to EDIO_DATA_OUT
0
0+18×P
(1)
ns
IEPIO4
tsk(EDIO_DATA_OUT)
EDIO_DATA_OUT skew
5
ns
(1)
P = PRU-ICSS IEP clock source period.
EDIO_DATA_OUT
SPRSP08_TIMING_PRU_EDIO_DATA_OUT
IEPIO4
Figure 7-106. PRU_ICSSG PRU IEP Digital IOs Timing
7.9.5.21.3.1.3 PRU_ICSSG IEP Timing Requirements - LATCHx_IN
NO.
MIN
MAX
UNIT
PRLA1
tw(EDC_LATCHx_INL)
Pulse Duration, EDC_LATCHx_IN Low
2+3×P(1)
ns
PRLA2
tw(EDC_LATCHx_INH)
Pulse Duration, EDC_LATCHx_IN High
2+3×P (1)
ns
(1)
P = PRU-ICSS IEP clock source period.
EDC_LATCHx_IN
PRLA2
SPRSP08_TIMING_PRU_IEP_02
PRLA1
Figure 7-107. PRU_ICSSG PRU IEP LATCHx_IN Timing
www.ti.com
AM6548, AM6528, AM6546, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
235
Product Folder Links: AM6548 AM6528 AM6546 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com