STM32H753II datasheet(172/361 Pages) STMICROELECTRONICS

172 / 361 page

Electrical characteristics (rev Y)

STM32H753xI

172/360

DS12117 Rev 8

IDDA(DAC)

DAC quiescent

consumption from VDDA

DAC output

buffer ON

No load, middle

code (0x800)

360

µA

No load, worst

code (0xF1C)

490

DAC output

buffer OFF

No load,

middle/worst

code (0x800)

-20

Sample and Hold mode,

CSH=100 nF

360*TON/

(TON+TOFF)

IDDV(DAC)

DAC consumption from

VREF+

DAC output

buffer ON

No load, middle

code (0x800)

170

No load, worst

code (0xF1C)

170

DAC output

buffer OFF

No load,

middle/worst

code (0x800)

160

Sample and Hold mode, Buffer

ON, CSH=100 nF (worst code)

170*TON/

(TON+TOFF)

Sample and Hold mode, Buffer

OFF, CSH=100 nF (worst code)

160*TON/

(TON+TOFF)

1. Guaranteed by characterization results.

2. Guaranteed by design.

3. In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).

Table 88. DAC characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Table 89. DAC accuracy(1)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

DNL

Differential non

linearity(2)

DAC output buffer ON

±2

LSB

DAC output buffer OFF

±2

INL

Integral non linearity(3)

DAC output buffer ON, CL ≤ 50 pF,

RL ≥ 5 ㏀

-±4

LSB

DAC output buffer OFF,

CL ≤ 50 pF, no RL

-±4

Offset

Offset error at code

0x800 (3)

DAC output

buffer ON,

CL ≤ 50 pF,

RL ≥ 5 ㏀

VREF+ = 3.6 V

±12

LSB

VREF+ = 1.8 V

±25

DAC output buffer OFF,

CL ≤ 50 pF, no RL

±8

STM32H753II Datasheet(PDF) 172 Page - STMicroelectronics

STM32H753II Datasheet(HTML) 172 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL