| Electronic Components Datasheet Search |
|
UPSD325X Datasheet(PDF) 127 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD325X Datasheet(HTML) 127 Page - STMicroelectronics |
|
127 / 176 page ![]() 127/176 µPSD325X DEVICES I/O PORTS (PSD MODULE) There are four programmable I/O ports: Ports A, B, C, and D in the PSD MODULE. Each of the ports is eight bits except Port D, which is 3 bits. Each port pin is individually user configurable, thus al- lowing multiple functions per port. The ports are configured using PSDsoft Express Configuration or by the MCU writing to on-chip registers in the CSIOP space. Port A is not available in the 52-pin package. The topics discussed in this section are: s General Port architecture s Port operating modes s Port Configuration Registers (PCR) s Port Data Registers s Individual Port functionality. General Port Architecture The general architecture of the I/O Port block is shown in Figure 63. Individual Port architectures are shown in Figure 65 to Figure 68. In general, once the purpose for a port pin has been defined, that pin is no longer available for other purposes. Exceptions are noted. As shown in Figure 63, the ports contain an output multiplexer whose select signals are driven by the configuration bits in the Control Registers (Ports A and B only) and PSDsoft Express Configuration. Inputs to the multiplexer include the following: s Output data from the Data Out register s Latched address outputs s CPLD macrocell output s External Chip Select (ECS1-ECS2) from the CPLD. The Port Data Buffer (PDB) is a tri-state buffer that allows only one source at a time to be read. The Port Data Buffer (PDB) is connected to the Internal Data Bus for feedback and can be read by the MCU. The Data Out and macrocell outputs, Direc- tion and Control Registers, and port pin input are all connected to the Port Data Buffer (PDB). Figure 63. General I/O Port Architecture DATA OUT REG. DQ D G Q DQ DQ WR WR WR ADDRESS MACROCELL OUTPUTS ENABLE PRODUCT TERM (.OE) EXT CS ALE READ MUX P D B CPLD - INPUT CONTROL REG. DIR REG. INPUT MACROCELL ENABLE OUT DATA IN OUTPUT SELECT OUTPUT MUX PORT PIN DATA OUT ADDRESS AI06604 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |