| Electronic Components Datasheet Search |
|
UPSD325X Datasheet(PDF) 159 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
UPSD325X Datasheet(HTML) 159 Page - STMicroelectronics |
|
159 / 176 page ![]() 159/176 µPSD325X DEVICES Table 124. CPLD Macrocell Synchronous Clock Mode Timing (3V Devices) Note: 1. Fast Slew Rate output available on PA3-PA0, PB3-PB0, and PD2-PD1. Decrement times by given amount. 2. CLKIN (PD1) tCLCL = tCH + tCL. Symbol Parameter Conditions Min Max PT Aloc Turbo Off Slew rate1 Unit fMAX Maximum Frequency External Feedback 1/(tS+tCO) 22.2 MHz Maximum Frequency Internal Feedback (fCNT) 1/(tS+tCO–10) 28.5 MHz Maximum Frequency Pipelined Data 1/(tCH+tCL) 40.0 MHz tS Input Setup Time 20 + 4 + 20 ns tH Input Hold Time 0 ns tCH Clock High Time Clock Input 15 ns tCL Clock Low Time Clock Input 10 ns tCO Clock to Output Delay Clock Input 25 – 6 ns tARD CPLD Array Delay Any macrocell 25 + 4 ns tMIN Minimum Clock Period2 tCH+tCL 25 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |