Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

ST72324B Datasheet(PDF) 165 Page - STMicroelectronics

Part # ST72324B
Description  5V RANGE 8-BIT MCU WITH 8 TO 32K FLASH/ROM, 10-BIT ADC, 4 TIMERS, SPI, SCI INTERFACE
PDF  167 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72324B Datasheet(HTML) 165 Page - STMicroelectronics

Back Button ST72324B Datasheet HTML 159Page - STMicroelectronics ST72324B Datasheet HTML 160Page - STMicroelectronics ST72324B Datasheet HTML 161Page - STMicroelectronics ST72324B Datasheet HTML 162Page - STMicroelectronics ST72324B Datasheet HTML 163Page - STMicroelectronics ST72324B Datasheet HTML 164Page - STMicroelectronics ST72324B Datasheet HTML 165Page - STMicroelectronics ST72324B Datasheet HTML 166Page - STMicroelectronics ST72324B Datasheet HTML 167Page - STMicroelectronics  
Zoom Inzoom in Zoom Outzoom out
 165 / 167 page
background image
ST72324B
165/167
15.2 8/16K FLASH DEVICES ONLY
15.2.1 39-Pulse ICC Entry Mode
ICC mode entry using ST7 application clock (39
pulses) is not supported. External clock mode
must be used (36 pulses). Refer to the ST7 Flash
Programming Reference Manual.
15.3 32K FLASH DEVICES ONLY
15.3.1 ADC Accuracy in 32K Flash Devices
The ADC accuracy in 32K Flash Devices deviates
from table in Section 12.13.3 on page 146 as fol-
lows:
15.4 16K AND 8K ROM DEVICES ONLY
15.4.1 Read-Out Protection with LVD
Read-out protection is not supported if the LVD is
enabled.
15.4.2 I/O Port A and F Configuration
When using an external quartz crystal or ceramic
resonator, a few fOSC2 clock periods may be lost
when the signal pattern in Table 34 occurs . This is
because this pattern causes the device to enter
test mode and return to user mode after a few
clock periods. User program execution and I/O
status are not changed, only a few clock cycles are
lost.
This happens with either one of the following con-
figurations:
PA3=0, PF4=1, PF1=0 while PLL option is disa-
bled and PF0 is toggling
PA3=0, PF4=1, PF1=0, PF0=1 while PLL option is
enabled
This is detailed in the following table
Table 34. Port A and F Configuration:
As a consequence, for cycle-accurate operations,
these configurations are prohibited in either input
or output mode.
Workaround:
To avoid this occurring, it is recommended to con-
nect one of these pins to GND (PF4 or PF0) or
VDD (PA3 or PF1).
15.5 32K ROM DEVICES ONLY
The power consumption in Active Halt mode is
190µA typ. and 300µA max.
Symbol
Max2)
Unit
|ET|
6
LSB
|EO|
5
|EG|
4.5
|ED|
2
|EL|
3
PLL PA3 PF4 PF1
PF0
Clock
Disturbance
OFF
0
1
0
Tog-
gling
Max. 2 clock cy-
cles lost at each
rising or falling
edge of PF0
ON
0
1
0
1
Max. 1 clock cycle
lost out of every 16
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com