| Electronic Components Datasheet Search |
|
I.MX8XLITE Datasheet(PDF) 66 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
I.MX8XLITE Datasheet(HTML) 66 Page - NXP Semiconductors |
|
66 / 112 page ![]() SCK 8-bit output from uSDHC to eMMC 8-bit input from eMMC to uSDHC SD8 SD7 SD6 SD4/SD5 SD2 SD3 SD1 Figure 31. HS200 Mode Timing Table 55. HS200 Interface Timing Specification ID Parameter Symbols Min Max Unit Card Input Clock SD1 Clock Frequency Period tCLK 5.0 — ns SD2 Clock Low Time tCL 0.46 × tCLK 0.54 × tCLK ns SD2 Clock High Time tCH 0.46 × tCLK 0.54 × tCLK ns uSDHC Output/Card Inputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK) SD5 uSDHC Output Delay tOD –1.6 1 ns uSDHC Input/Card Outputs SD_CMD, SDx_DATAx in HS200 (Reference to CLK)1 SD8 Card Output Data Window tODW 0.5*tCLK — ns 1. HS200 is for 8 bits while SDR104 is for 4 bits. 3.10.3.5 SDR50/SDR104 AC Timing The following figure depicts the timing of SDR50/SDR104, and Table 56 lists the SDR50/SDR104 timing characteristics. Electrical characteristics 66 i.MX 8XLite Industrial Applications Processors, Rev. 3, 08/2023 NXP Semiconductors |
Similar Part No. - I.MX8XLITE |
|
Similar Description - I.MX8XLITE |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.CO.NZ |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |