| Electronic Components Datasheet Search |
|
AT89C51AC3-RDTUM Datasheet(PDF) 111 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C51AC3-RDTUM Datasheet(HTML) 111 Page - ATMEL Corporation |
|
111 / 143 page ![]() 111 AT89C51AC3 4383B–8051–01/05 Table 60. ADCLK Register ADCLK (S:F2h) ADC Clock Prescaler Reset Value = XXX0 0000b Note: 1. In X1 mode: For PRS > 0 FADC = FXTAL 4xPRS For PRS = 0 FADC = FXTAL 128 In X2 mode: For PRS > 0 FADC = FXTAL 2xPRS For PRS = 0 FADC = FXTAL 64 Table 61. ADDH Register ADDH (S:F5h Read Only) ADC Data High Byte Register Reset Value = 00h Table 62. ADDL Register ADDL (S:F4h Read Only) ADC Data Low Byte Register 76 543 210 - - - PRS 4 PRS 3 PRS 2 PRS 1 PRS 0 Bit Number Bit Mnemonic Description 7-5 - Reserved The value read from these bits are indeterminate. Do not set these bits. 4-0 PRS4:0 Clock Prescaler See Note (1) 76 543 210 ADAT 9 ADAT 8 ADAT 7 ADAT 6 ADAT 5 ADAT 4 ADAT 3 ADAT 2 Bit Number Bit Mnemonic Description 7-0 ADAT9:2 ADC result bits 9-2 76 543 210 -- ---- ADAT 1 ADAT 0 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |