ST7LITE49M datasheet(118/188 Pages) STMICROELECTRONICS

118 / 188 page

On-chip peripherals

ST7LITE49M

118/188

Figure 57.

Transfer sequencing

S=Start, Sr = Repeated Start, P=Stop, A=Acknowledge, NA=Non-acknowledge, EVx=Event (with interrupt

if ITE=1).

EV1: EVF=1, ADSL=1, cleared by reading SR1 register.

EV2: EVF=1, BTF=1, cleared by reading SR1 register followed by reading DR register.

EV3: EVF=1, BTF=1, cleared by reading SR1 register followed by writing DR register.

EV3-1: EVF=1, AF=1, BTF=1; AF is cleared by reading SR1 register. BTF is cleared by releasing the lines

(STOP=1, STOP=0) or by writing DR register (DR=FFh). If lines are released by STOP=1, STOP=0, the

Table 41.

7-bit slave receiver:

S Address

Data1

Data2

.....

DataN

EV1

EV2

EV4

Table 42.

7-bit slave transmitter

S Address A

Data1 A

Data2 A

....

Data

EV1 EV3

EV3

EV3-

EV4

Table 43.

7-bit master receiver

Address

Data1

Data2

....

DataN

EV5

EV6

EV7

Table 44.

7-bit master transmitter

Address

Data1

Data2

....

Data

EV5

EV6 EV8

EV8

Table 45.

10-bit slave receiver

Header

Address

Data1

.....

DataN

EV1

EV2

EV4

Table 46.

10-bit slave transmitter

Sr Header A

Data1 A

...

Data

EV1 EV3

EV3

EV3-

EV4

Table 47.

10-bit master transmitter

Header A

Address A

Data1

....

DataN

EV5

EV9

EV6 EV8

EV8

Table 48.

10-bit master receiver

Header A

Data1

.....

DataN

EV5

EV6

EV7

ST7LITE49M Datasheet(PDF) 118 Page - STMicroelectronics

ST7LITE49M Datasheet(HTML) 118 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL