PIC18F44J10-ESLASHML datasheet(239/358 Pages) MICROCHIP

239 / 358 page

Preliminary

DS39682C-page 237

PIC18F45J10 FAMILY

20.4

Two-Speed Start-up

The Two-Speed Start-up feature helps to minimize the

latency period, from oscillator start-up to code execu-

tion, by allowing the microcontroller to use the INTRC

oscillator as a clock source until the primary clock

source is available. It is enabled by setting the IESO

configuration bit.

Two-Speed Start-up should be enabled only if the

primary oscillator mode is HS (Crystal-based) modes.

Since the EC mode does not require an OST start-up

delay, Two-Speed Start-up should be disabled.

When enabled, Resets and wake-ups from Sleep mode

cause the device to configure itself to run from the inter-

nal oscillator block as the clock source, following the

time-out of the Power-up Timer after a POR Reset is

enabled. This allows almost immediate code execution

while the primary oscillator starts and the OST is

running. Once the OST times out, the device

automatically switches to PRI_RUN mode.

In all other power-managed modes, Two-Speed

Start-up is not used. The device will be clocked by the

currently selected clock source until the primary clock

source becomes available. The setting of the IESO bit

is ignored.

20.4.1

SPECIAL CONSIDERATIONS FOR

USING TWO-SPEED START-UP

While using the INTRC oscillator in Two-Speed

Start-up, the device still obeys the normal command

sequences

for

entering

power-managed

modes,

including

serial

SLEEP

instructions

(refer

Section 3.1.4 “Multiple Sleep Commands”). In

practice, this means that user code can change the

SCS1:SCS0 bit settings or issue SLEEP instructions

before the OST times out. This would allow an applica-

tion to briefly wake-up, perform routine “housekeeping”

tasks and return to Sleep before the device starts to

operate from the primary oscillator.

User code can also check if the primary clock source is

currently providing the device clocking by checking the

status of the OSTS bit (OSCCON<3>). If the bit is set,

the primary oscillator is providing the clock. Otherwise,

the internal oscillator block is providing the clock during

wake-up from Reset or Sleep mode.

FIGURE 20-3:

TIMING TRANSITION FOR TWO-SPEED START-UP (INTRC)

Q3 Q4

OSC1

Peripheral

Program

PC + 2

INTOSC

PC + 6

CPU Clock

PC + 4

Clock

Counter

Note 1:

TOST = 1024 TOSC. These intervals are not shown to scale.

Wake from Interrupt Event

OSTS bit Set

TOST(1)

PIC18F44J10-E/ML Datasheet(PDF) 239 Page - Microchip Technology

PIC18F44J10-E/ML Datasheet(HTML) 239 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL