PIC16F946-ESLASHMLQTP datasheet(222/330 Pages) MICROCHIP

222 / 330 page

PIC16F913/914/916/917/946

DS41250F-page 220

16.1

Configuration Bits

The Configuration bits can be programmed (read as

‘0’), or left unprogrammed (read as ‘1’) to select various

device configurations as shown in Register 16-1.

These bits are mapped in program memory location

2007h.

Note:

Address 2007h is beyond the user

program memory space. It belongs to the

special

configuration

memory

space

(2000h-3FFFh), which can be accessed

only

during

programming.

See

“PIC16F91X/946 Memory Programming

Specification”

(DS41244)

for

information.

CONFIG1: CONFIGURATION WORD REGISTER 1

—

DEBUG

FCMEN

IESO

BOREN1

BOREN0

bit 15

bit 8

CPD

MCLRE

PWRTE

WDTE

FOSC2

FOSC1

FOSC0

bit 7

bit 0

bit 15-13

Unimplemented: Read as ‘1’

bit 12

DEBUG: In-Circuit Debugger Mode bit

= In-Circuit Debugger disabled, RB6/ICSPCLK and RB7/ICSPDAT are general purpose I/O pins

= In-Circuit Debugger enabled, RB6/ICSPCLK and RB7/ICSPDAT are dedicated to the debugger

bit 11

FCMEN: Fail-Safe Clock Monitor Enabled bit

= Fail-Safe Clock Monitor is enabled

= Fail-Safe Clock Monitor is disabled

bit 10

IESO: Internal External Switchover bit

= Internal/External Switchover mode is enabled

= Internal/External Switchover mode is disabled

bit 9-8

BOREN<1:0>: Brown-out Reset Selection bits(1)

= BOR enabled

= BOR enabled during operation and disabled in Sleep

= BOR controlled by SBOREN bit of the PCON register

= BOR disabled

bit 7

CPD: Data Code Protection bit(2)

= Data memory code protection is disabled

= Data memory code protection is enabled

bit 6

CP: Code Protection bit(3)

= Program memory code protection is disabled

= Program memory code protection is enabled

bit 5

MCLRE: RE3/MCLR pin function select bit(4)

= RE3/MCLR pin function is MCLR

= RE3/MCLR pin function is digital input, MCLR internally tied to VDD

bit 4

PWRTE: Power-up Timer Enable bit

= PWRT disabled

= PWRT enabled

bit 3

WDTE: Watchdog Timer Enable bit

= WDT enabled

= WDT disabled and can be enabled by SWDTEN bit of the WDTCON register

bit 2-0

FOSC<2:0>: Oscillator Selection bits

111

= RC oscillator: CLKOUT function on RA6/OSC2/CLKOUT/T1OSO pin, RC on RA7/OSC1/CLKIN/T1OSI

110

= RCIO oscillator: I/O function on RA6/OSC2/CLKOUT/T1OSO pin, RC on RA7/OSC1/CLKIN/T1OSI

101

= INTOSC oscillator: CLKOUT function on RA6/OSC2/CLKOUT/T1OSO pin, I/O function on RA7/OSC1/CLKIN/T1OSI

100

= INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT/T1OSO pin, I/O function on RA7/OSC1/CLKIN/T1OSI

011

= EC: I/O function on RA6/OSC2/CLKOUT/T1OSO pin, CLKIN on RA7/OSC1/CLKIN/T1OSI

010

= HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT/T1OSO and RA7/OSC1/CLKIN/T1OSI

001

= XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT/T1OSO and RA7/OSC1/CLKIN/T1OSI

000

= LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT/T1OSO and RA7/OSC1/CLKIN/T1OSI

Note

Enabling Brown-out Reset does not automatically enable Power-up Timer.

The entire data EEPROM will be erased when the code protection is turned off.

The entire program memory will be erased when the code protection is turned off.

When MCLR is asserted in INTOSC or RC mode, the internal clock oscillator is disabled.

PIC16F946-E/MLQTP Datasheet(PDF) 222 Page - Microchip Technology

PIC16F946-E/MLQTP Datasheet(HTML) 222 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL