PIC16F946-ESLASHMLQTP datasheet(247/330 Pages) MICROCHIP

247 / 330 page

DS41250F-page 245

PIC16F913/914/916/917/946

DECFSZ

Decrement f, Skip if 0

Syntax:

[ label ] DECFSZ f,d

Operands:

≤ f ≤ 127

∈ [0,1]

Operation:

(f) - 1

→ (destination);

skip if result = 0

Status Affected:

None

Description:

The contents of register ‘f’ are

decremented. If ‘d’ is ‘0’, the result

is placed in the W register. If ‘d’ is

‘1’, the result is placed back in

If the result is ‘1’, the next

instruction is executed. If the

result is ‘0’, then a NOP is

executed instead, making it a

2-cycle instruction.

GOTO

Unconditional Branch

Syntax:

[ label ] GOTO k

Operands:

≤ k ≤ 2047

Operation:

→ PC<10:0>

PCLATH<4:3>

→ PC<12:11>

Status Affected:

None

Description:

GOTO

is an unconditional branch.

The eleven-bit immediate value is

loaded into PC bits <10:0>. The

upper bits of PC are loaded from

PCLATH<4:3>. GOTO is a

two-cycle instruction.

INCF

Increment f

Syntax:

[ label ] INCF f,d

Operands:

≤ f ≤ 127

∈ [0,1]

Operation:

(f) + 1

→ (destination)

Status Affected:

Description:

The contents of register ‘f’ are

incremented. If ‘d’ is ‘0’, the result

is placed in the W register. If ‘d’ is

‘1’, the result is placed back in

INCFSZ

Increment f, Skip if 0

Syntax:

[ label ] INCFSZ f,d

Operands:

≤ f ≤ 127

∈ [0,1]

Operation:

(f) + 1

→ (destination),

skip if result = 0

Status Affected:

None

Description:

The contents of register ‘f’ are

incremented. If ‘d’ is ‘0’, the result

is placed in the W register. If ‘d’ is

‘1’, the result is placed back in

If the result is ‘1’, the next

instruction is executed. If the

result is ‘0’, a NOP is executed

instead, making it a 2-cycle

instruction.

IORLW

Inclusive OR literal with W

Syntax:

[ label ] IORLW k

Operands:

≤ k ≤ 255

Operation:

(W) .OR. k

→ (W)

Status Affected:

Description:

The contents of the W register are

OR’ed with the eight-bit literal ‘k’.

The result is placed in the

W register.

IORWF

Inclusive OR W with f

Syntax:

[ label ] IORWF f,d

Operands:

≤ f ≤ 127

∈ [0,1]

Operation:

(W) .OR. (f)

→ (destination)

Status Affected:

Description:

Inclusive OR the W register with

placed in the W register. If ‘d’ is

‘1’, the result is placed back in

PIC16F946-E/MLQTP Datasheet(PDF) 247 Page - Microchip Technology

PIC16F946-E/MLQTP Datasheet(HTML) 247 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL