Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F23K20-E/PSQTP Datasheet(PDF) 214 Page - Microchip Technology

Part # PIC18F23K20-E/PSQTP
Description  28/40/44-Pin Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
PDF  420 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F23K20-E/PSQTP Datasheet(HTML) 214 Page - Microchip Technology

Back Button PIC18F23K20-E/PSQTP Datasheet HTML 210Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 211Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 212Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 213Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 214Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 215Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 216Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 217Page - Microchip Technology PIC18F23K20-E/PSQTP Datasheet HTML 218Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 214 / 420 page
background image
PIC18F2XK20/4XK20
DS41303B-page 212
Advance Information
© 2007 Microchip Technology Inc.
17.4.7
BAUD RATE
In I2C Master mode, the Baud Rate Generator (BRG)
reload value is placed in the SSPADD register
(Figure 17-17). When a write occurs to SSPBUF, the
Baud Rate Generator will automatically begin counting.
The BRG counts down to ‘0’ and stops until another
reload has taken place. The BRG count is decre-
mented twice per instruction cycle (TCY) on the Q2 and
Q4 clocks. In I2C Master mode, the BRG is reloaded
automatically. One half of the SCL period is equal to
[(SSPADD+1)
• 2]/FOSC. Therefore SSPADD =
(FCY/FSCL) -1.
Once
the
given
operation
is
complete
(i.e.,
transmission of the last data bit is followed by ACK), the
internal clock will automatically stop counting and the
SCL pin will remain in its last state.
Table 17-3
demonstrates
clock
rates
based
on
instruction cycles and the BRG value loaded into
SSPADD.
FIGURE 17-17:
BAUD RATE GENERATOR BLOCK DIAGRAM
TABLE 17-3:
I2C™ CLOCK RATE W/BRG
SSPM<3:0>
BRG Down Counter
CLKOUT
FOSC/2
SSPADD<7:0>
SSPM<3:0>
SCL
Reload
Control
Reload
FOSC
FCY
BRG Value
FSCL
(2 Rollovers of BRG)
64 MHz
16 MHz
27h
400 kHz(1)
64 MHz
16 MHz
32h
313.7 kHz
64 MHz
16 MHz
3Fh
250 kHz
40 MHz
10 MHz
18h
400 kHz(1)
40 MHz
10 MHz
1Fh
312.5 kHz
40 MHz
10 MHz
63h
100 kHz
16 MHz
4 MHz
09h
400 kHz(1)
16 MHz
4 MHz
0Ch
308 kHz
16 MHz
4 MHz
27h
100 kHz
4 MHz
1 MHz
02h
333 kHz(1)
4 MHz
1 MHz
09h
100 kHz
4 MHz
1 MHz
00h
1 MHz(1)
Note 1:
The I2C interface does not conform to the 400 kHz I2C specification (which applies to rates greater than
100 kHz) in all details, but may be used with care where higher rates are required by the application.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com