Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PIC18F23K20-E/SOSQTP Datasheet(PDF) 380 Page - Microchip Technology

Part # PIC18F23K20-E/SOSQTP
Description  28/40/44-Pin Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
PDF  420 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F23K20-E/SOSQTP Datasheet(HTML) 380 Page - Microchip Technology

Back Button PIC18F23K20-E/SOSQTP Datasheet HTML 376Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 377Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 378Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 379Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 380Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 381Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 382Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 383Page - Microchip Technology PIC18F23K20-E/SOSQTP Datasheet HTML 384Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 380 / 420 page
background image
PIC18F2XK20/4XK20
DS41303B-page 378
Advance Information
© 2007 Microchip Technology Inc.
FIGURE 26-7:
BROWN-OUT RESET TIMING
TABLE 26-10: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS
FIGURE 26-8:
TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS
Param.
No.
Symbol
Characteristic
Min
Typ
Max
Units
Conditions
30
TmcL
MCLR Pulse Width (low)
2
—
—
μs
31
TWDT
Watchdog Timer Time-out Period
(no postscaler)
—4.00
TBD
ms
32
TOST
Oscillation Start-up Timer Period
1024 TOSC
—
1024 TOSC
—TOSC = OSC1 period
33
TPWRT
Power-up Timer Period
—
65.5
TBD
ms
34
TIOZ
I/O High-Impedance from MCLR
Low or Watchdog Timer Reset
—2
—
μs
35
TBOR
Brown-out Reset Pulse Width
200
—
—
μsVDD ≤ BVDD (see D005)
36
TIVRST
Time for Internal Reference
Voltage to become Stable
—20
50
μs
37
THLVD
High/Low-Voltage Detect Pulse Width
200
—
—
μsVDD ≤ VHLVD
38
TCSD
CPU Start-up Time
5
—
10
μs
39
TIOBST
Time for INTOSC to Stabilize
—
1
—
ms
Legend: TBD = To Be Determined
VDD
BVDD
35
VBGAP = 1.2V
VIRVST
Enable Internal
Internal Reference
36
Reference Voltage
Voltage Stable
Note:
Refer to Figure 26-3 for load conditions.
46
47
45
48
41
42
40
T0CKI
T1OSO/T13CKI
TMR0 or
TMR1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com