Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

PIC18F258-E/LSQTP Datasheet(PDF) 269 Page - Microchip Technology

Part # PIC18F258-E/LSQTP
Description  28/40-Pin High-Performance, Enhanced Flash Microcontrollers with CAN Module
PDF  402 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

PIC18F258-E/LSQTP Datasheet(HTML) 269 Page - Microchip Technology

Back Button PIC18F258-E/LSQTP Datasheet HTML 265Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 266Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 267Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 268Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 269Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 270Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 271Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 272Page - Microchip Technology PIC18F258-E/LSQTP Datasheet HTML 273Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 269 / 402 page
background image
© 2006 Microchip Technology Inc.
DS41159E-page 267
PIC18FXX8
REGISTER 24-3:
CONFIG2H: CONFIGURATION REGISTER 2 HIGH (BYTE ADDRESS 300003h)
REGISTER 24-4:
CONFIG4L: CONFIGURATION REGISTER 4 LOW (BYTE ADDRESS 300006h)
U-0
U-0
U-0
U-0
R/P-1
R/P-1
R/P-1
R/P-1
—
—
—
—
WDTPS2
WDTPS1
WDTPS0
WDTEN
bit 7
bit 0
bit 7-4
Unimplemented: Read as ‘0’
bit 3-1
WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits
111
= 1:128
110
= 1:64
101
= 1:32
100
= 1:16
011
= 1:8
010
= 1:4
001
= 1:2
000
= 1:1
Note:
The Watchdog Timer postscale select bits configuration used in the PIC18FXXX
devices has changed from the configuration used in the PIC18CXXX devices.
bit 0
WDTEN: Watchdog Timer Enable bit
1
= WDT enabled
0
= WDT disabled (control is placed on the SWDTEN bit)
Legend:
R = Readable bit
P = Programmable bit
U = Unimplemented bit, read as ‘0’
-n = Value when device is unprogrammed
u = Unchanged from programmed state
R/P-1
U-0
U-0
U-0
U-0
R/P-1
U-0
R/P-1
DEBUG
—
—
—
—LVP
—STVREN
bit 7
bit 0
bit 7
DEBUG: Background Debugger Enable bit
1
= Background Debugger disabled. RB6 and RB7 configured as general purpose I/O pins.
0
= Background Debugger enabled. RB6 and RB7 are dedicated to In-Circuit Debug.
bit 6-3
Unimplemented: Read as ‘0’
bit 2
LVP: Low-Voltage ICSP Enable bit
1
= Low-Voltage ICSP enabled
0
= Low-Voltage ICSP disabled
bit 1
Unimplemented: Read as ‘0’
bit 0
STVREN: Stack Full/Underflow Reset Enable bit
1
= Stack Full/Underflow will cause Reset
0
= Stack Full/Underflow will not cause Reset
Legend:
R = Readable bit
C = Clearable bit
U = Unimplemented bit, read as ‘0’
-n = Value when device is unprogrammed
u = Unchanged from programmed state



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com