UPSD3422 datasheet(141/293 Pages) STMICROELECTRONICS

141 / 293 page

uPSD34xx

SPI (synchronous peripheral interface)

141/293

Table 64.

SPICON1: SPI interface control register 1 (SFR D7h, reset value 00h)

Table 65.

SPICLKD: SPI prescaler (clock divider) register (SFR D2h, reset value

04h)

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

–

–––

TEIE

RORIE

TIE

RIE

Bit

Symbol

R/W

Definition

7-4

–

Reserved

3TEIE

Transmission End Interrupt Enable

0 = Disable Interrupt for Transmission End

1 = Enable Interrupt for Transmission End

2RORIE

Receive Overrun Interrupt Enable

0 = Disable Interrupt for Receive Overrun

1 = Enable Interrupt for Receive Overrun

1TIE

Transmission Interrupt Enable

0 = Disable Interrupt for SPITDR empty

1 = Enable Interrupt for SPITDR empty

0RIE

Reception Interrupt Enable

0 = Disable Interrupt for SPIRDR full

1 = Enable Interrupt for SPIRDR full

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

DIV128

DIV64

DIV32

DIV16

DIV8

DIV4

–

Bit

Symbol

R/W

Definition

7DIV128

0 = No division

1 = Divide fOSC clock by 128

6DIV64

0 = No division

1 = Divide fOSC clock by 64

5DIV32

0 = No division

1 = Divide fOSC clock by 32

4DIV16

0 = No division

1 = Divide fOSC clock by 16

3DIV8

0 = No division

1 = Divide fOSC clock by 8

2DIV4

0 = No division

1 = Divide fOSC clock by 4

1-0

Not Used

–

UPSD3422 Datasheet(PDF) 141 Page - STMicroelectronics

UPSD3422 Datasheet(HTML) 141 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL