Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

STM32F446RC Datasheet(PDF) 134 Page - STMicroelectronics

Part # STM32F446RC
Description  ARM® Cortex®-M4 32b MCUFPU, 225DMIPS, up to 512kB Flash/1284KB RAM, USB OTG HS/FS, 17 TIMs, 3 ADCs, 20 comm. interfaces
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32F446RC Datasheet(HTML) 134 Page - STMicroelectronics

Back Button STM32F446RC Datasheet HTML 130Page - STMicroelectronics STM32F446RC Datasheet HTML 131Page - STMicroelectronics STM32F446RC Datasheet HTML 132Page - STMicroelectronics STM32F446RC Datasheet HTML 133Page - STMicroelectronics STM32F446RC Datasheet HTML 134Page - STMicroelectronics STM32F446RC Datasheet HTML 135Page - STMicroelectronics STM32F446RC Datasheet HTML 136Page - STMicroelectronics STM32F446RC Datasheet HTML 137Page - STMicroelectronics STM32F446RC Datasheet HTML 138Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 134 / 202 page
background image
Electrical characteristics
STM32F446xC/E
134/202
DocID027107 Rev 6
Note:
Refer to the I2S section of RM0390 reference manual for more details on the sampling
frequency (FS).
fMCK, fCK, and DCK values reflect only the digital peripheral behavior. The values of these
parameters might be slightly impacted by the source clock precision. DCK depends mainly
on the value of ODD bit. The digital contribution leads to a minimum value of
(I2SDIV/(2*I2SDIV+ODD) and a maximum value of (I2SDIV+ODD)/(2*I2SDIV+ODD). FS
maximum value is supported for each mode/condition.
tv(WS)
WS valid time
Master mode
-
5.5
ns
th(WS)
WS hold time
Master mode
1
-
tsu(WS)
WS setup time
Slave mode
1
-
-
PCM short pulse Slave mode(3)
2-
th(WS)
WS hold time
Slave mode
3
-
-
PCM short pulse Slave mode(3)
1.5
-
tsu(SD_MR)
Data input setup time
Master receiver
3
-
tsu(SD_SR)
Slave receiver
2.5
-
th(SD_MR)
Data input hold time
Master receiver
4
-
th(SD_SR)
Slave receiver
1
-
tv(SD_ST)
Data output valid time
Slave transmitter (after enable edge)
-
16
tv(SD_MT)
Master transmitter (after enable edge)
-
4.5
th(SD_ST)
Data output hold time
Slave transmitter (after enable edge)
5
-
th(SD_MT)
Master transmitter (after enable edge)
1
-
1. Guaranteed based on test during characterization.
2. The maximum value of 256xFs is 45 MHz (APB1 maximum frequency).
3. Measurement done with respect to I2S_CK rising edge.
Table 66. I2S dynamic characteristics(1) (continued)
Symbol
Parameter
Conditions
Min
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com