| Electronic Components Datasheet Search |
|
L9679E Datasheet(PDF) 110 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9679E Datasheet(HTML) 110 Page - STMicroelectronics |
|
110 / 127 page ![]() Symbol Parameter Comments / Conditions Min Typ Max Unit ILIM_SYNC Static current limitation for each transceiver output RSUx During sync pulse generator VRSUx = GND VVSYNC ≤ 35 V -260 - -120 mA C1 Capacitor on RSUx pin 22 nF nominal Design info 13 - - nF RE2 RSU damping resistance Design info - 2.5 - Ω C2 ECU pin capacitance 5 nF nominal Design information, not tested 4 - 6 nF - Total number of sensors connected to bus Design info 1 - 3 - VIH_SATSYNC SATSYNC high level input voltage - 2 - - V VIL_SATSYNC SATSYNC low level input voltage - - - 0.8 V IPD_SATSYNC SATSYNC Pull-down current SATSYNC = VCC 20 45 70 µA TJSD_RSU Thermal shutdown threshold - 150 175 190 °C THYS_TSDRSU Thermal shutdown threshold hysteresis 5 10 15 °C Table 34. PSI-5 Satellite Transceiver - AC Specifications Symbol Parameter Comments / Conditions Min Typ Max Unit TBit_125k Bit time (125 kbps mode) At the sensor connector 7.6 8 8.4 μs TBit_189k Bit time (189 kbps mode) At the sensor connector 5 5.3 5.6 μs TFLT_OCTH_PSI5 Over current detection deglitch filter time Normal operation 500 - 600 μs TBLK_OCTH_PSI5 Over current detection blanking time At interface power on (BLKTxSEL = 0) 4.6 - 5.4 ms At interface power on (BLKTxSEL = 1) 9.4 - 10.8 ms TSTBTH Reverse battery blocking enable time - 12 - 16 μs t0 Reference time @0.5 V on top of VRSUbase - 0 - - t1 Sync signal earliest start @ VRSU+150 mV relative to t0 -3 - - μs TSYNC_START Start delay time From SATSYNC to t0 of channel 0 1.5 - 5 μs t2 Sync signal sustain start @ VRSU+3.8 V relative to t0 - - 7 μs SRRISE_RSU Sync slope rising slew rate - 0.43 - 1.5 V/μs SRFALL_RSU Sync slope falling slew rate - -1.5 - - V/μs t3 Sync signal sustain time From t0 to VRSU+3.8 V of falling edge 16 - - µs t4 Discharge time limit From t0 to VRSU+150 mV of falling edge - - 35 µs TBLANK Decoder blanking time(decoding disabled) Design info - - 42 μs TSYNC Time between two sync pulses Design info 400 500 - µs L9679E Electrical characteristics DS12485 - Rev 8 page 110/127 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |