L9680 datasheet(191/286 Pages) STMICROELECTRONICS

191 / 286 page

DS11615 Rev 7

191/286

L9680

Watchdog timers

285

10.1.2

Watchdog timer operation

While in the WD1_INITIAL state, watchdog service must begin or a SPI command with

WD1_TO_DIS=1 must be received within the first 500 ms. If the WD1 Timeout Disable bit is

set, the device can stay in the WD1_INITIAL state indefinitely without watchdog service.

To refresh WD1, the logic must receive a Watchdog Timer Register (WD1T) SPI command

containing the expected key value within the WD1 time window (WDTMIN+WDTDELTA). If

it is received too early, too late the WD1_ERROR signal will be asserted. The WD1_ERROR

will not be asserted in case a SPI command containing the Watchdog Timer Register

(WD1T) with an incorrect key value is received at any time relative to the window. This

allows the system software to repeatedly transmit the key value until it needs to change to

the correct key value. Upon reception of the correct key within the window, the logic will

reset the watchdog timer to create a new window.

The timer is cleared upon writing code 'A' and code 'B' (either in 'A' - 'B' or 'B' - 'A'

sequences) to the WD1CTL [1:0] bits, in the WD1T register. The watchdog timer value can

be read via the WD1T register.

Figure 47. Watchdog timer refresh diagram

GAPGPS01659

WD1INIT

WD1A1

WD1B1

WD1B2

WD1A2

WD1_ERROR

SPI_WD1_B

SPI_WD1_B /

TMR1=0

Strobe WD1 refresh OK

SPI_WD1_A /

TMR1=0

Strobe WD1 refresh OK

PI_WD1_A

SSM_RESET

TMR1>MIN &

SPI_WD1_A /

TMR1=0

Strobe WD1 refresh OK

TMR1>MIN &

SPI_WD1_B /

TMR1=0

Strobe WD1 refresh OK

TMR1>MAX OR

[TMR1<MIN & SPI_WD1_B]

TMR1>MAX OR

[TMR1<MIN & SPI_WD1_A]

L9680 Datasheet(PDF) 191 Page - STMicroelectronics

L9680 Datasheet(HTML) 191 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL