IS25LE512M-RLLA3:P-TY datasheet(160/189 Pages) ISSI

Part #	IS25LE512M-RLLA3:P-TY

Description	SERIAL FLASH MEMORY 133/112MHZ MULTI I/O SPI & QUAD I/O QPI DTR INTERFACE WITH ON-CHIP ECC

PDF	189 Pages

Scroll/Zoom	100%

Manufacturer	ISSI [Integrated Silicon Solution, Inc]

Direct Link	http://www.issi.com

Logo

160 / 189 page

IS25LE512M

IS25WE512M

Integrated Silicon Solution, Inc.- www.issi.com

160

Rev. A6

06/16/2025

8.59 SET FREEZE BIT OPERATION (SFRZ, 91h)

The Set FREEZE Bit (SFRZ) command sets FREEZE (PPB Lock Register bit7) to one. Please refer to the section

6.6.3 PPB Lock Register for more detail. Before the SFRZ command can be accepted by the device, a Write Enable

(WREN) command must be issued and decoded by the device, which sets the Write Enable Latch (WEL) in the

Status Register to enable any write operations.

The SFRZ command is entered by driving CE# low, followed by the instruction code. CE# must be driven high after

the eighth bit of instruction has been latched in. If not, the SFRZ command is not executed. As soon as CE# is

driven high, the SFRZ operation is initiated. While the SFRZ operation is in progress, the Status Register may still

be read to check the value of the Write

In Progress (WIP) bit. The WIP bit is “1” during the SFRZ operation, and is

“0” when it is completed. When the SFRZ operation is completed, the WEL is set to “0”.

Figure 8.130 Set FREEZE Bit Sequence In SPI Mode

Instruction = 91h

CE#

SCK

Mode 3

Mode 0

High Impedance

Figure 8.131 Set FREEZE Bit Sequence In QPI Mode

91h

CE#

SCK

IO[3:0]

Mode 3

Mode 0

IS25LE512M-RLLA3:P-TY Datasheet(PDF) 160 Page - Integrated Silicon Solution, Inc