STM32H533CE datasheet(153/231 Pages) STMICROELECTRONICS

153 / 231 page

DS14539 Rev 1

153/231

STM32H533xx

Electrical characteristics

200

Synchronous waveforms and timings

Figures 25 through 28 represent synchronous waveforms, tables 77 through 80 provide the

corresponding timings. The results shown in these tables are obtained with the following

FMC configuration:

•

BurstAccessMode = FMC_BurstAccessMode_Enable

•

MemoryType = FMC_MemoryType_CRAM

•

WriteBurst = FMC_WriteBurst_Enable

•

CLKDivision = 1

•

DataLatency = 1 for NOR flash, DataLatency = 0 for PSRAM.

•

With capacity load CL = 30 pF

In all the timing tables, the Tfmc_ker_ck is the fmc_ker_ck clock period, with the following

FMC_CLK maximum values:

•

For 2.7 V < VDD < 3.6 V: maximum FMC_CLK = 100 MHz at CL = 20 pF

•

For 1.71 V < VDD < 1.8 V: maximum FMC_CLK = 95 MHz at CL = 20 pF

•

For 1.71 V < VDD < 1.8 V: maximum FMC_CLK = 100 MHz at CL = 15 pF

Figure 25. Synchronous multiplexed NOR/PSRAM read timings

FMC_CLK

FMC_NEx

FMC_NADV

FMC_A[25:16]

FMC_NOE

FMC_AD[15:0]

AD[15:0]

FMC_NWAIT

(WAITCFG = 1b,

WAITPOL + 0b)

FMC_NWAIT

(WAITCFG = 0b,

WAITPOL + 0b)

tw(CLK)

Data latency = 0

BUSTURN = 0

td(CLKL-NExL)

td(CLKH-NExH)

t d(CLKL-NADVL)

td(CLKL-AV)

td(CLKL-NADVH)

td(CLKH-AIV)

td(CLKL-NOEL)

td(CLKH-NOEH)

td(CLKL-ADV)

td(CLKL-ADIV)

tsu(ADV-CLKH)

th(CLKH-ADV)

tsu(ADV-CLKH)

th(CLKH-ADV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

tsu(NWAITV-CLKH)

th(CLKH-NWAITV)

MS32757V1

STM32H533CE Datasheet(PDF) 153 Page - STMicroelectronics

STM32H533CE Datasheet(HTML) 153 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL