Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R5F5671CDDFB Datasheet(PDF) 131 Page - Renesas Technology Corp

Part # R5F5671CDDFB
Description  Renesas MCUs
PDF  179 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F5671CDDFB Datasheet(HTML) 131 Page - Renesas Technology Corp

Back Button R5F5671CDDFB Datasheet HTML 127Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 128Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 129Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 130Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 131Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 132Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 133Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 134Page - Renesas Technology Corp R5F5671CDDFB Datasheet HTML 135Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 179 page
background image
R01DS0373EJ0120 Rev.1.20
Page 131 of 179
Sep 30, 2024
RX671 Group
2. Electrical Characteristics
Note 1. tPAcyc: PCLKA cycle
Figure 2.58
Simple SPI Clock Timing
Table 2.41
Simple SPI Timing
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
PCLKA = 8 to 120 MHz, PCLKB = 8 to 60 MHz, Ta = Topr,
Output load conditions: VOH = 0.5 × VCC, VOL = 0.5 × VCC, C = 30 pF,
High-speed interface high-drive output is selected by the drive capacity control register.
Item
Symbol
Min.
Max.
Unit*1
Test
Conditions
Simple
SPI
SCK clock cycle output (master)
tSPcyc
2—
tPAcyc
Figure 2.58
SCK clock cycle input (slave)
2
—
SCK clock high pulse width
tSPCKWH
0.4
0.6
tSPcyc
SCK clock low pulse width
tSPCKWL
0.4
0.6
tSPcyc
SCK clock rise/fall time
Output
tSPCKr, tSPCKf
—5
ns
Input
—
1
µs
Data input setup time
Master
tSU
0.5
—
ns
Figure 2.59 to
Figure 2.62
Slave
2.5
—
Data input hold time
Master
tH
11
—
ns
Slave
2.5
—
Data output delay time
Master
tOD
—4
ns
Slave
—
15
Data output hold time
Master
tOH
0—
ns
Slave
0
—
Data rise/fall time
Output
tDr, tDf
—5
ns
Input
—
1
—
Slave access time
tSA
—5
tPAcyc
Figure 2.61,
Figure 2.62
Slave output release time
tREL
—5
tPAcyc
SS input setup time
tLEAD
1—
tSPcyc
Figure 2.59 to
Figure 2.62
SS input hold time
tLAG
1—
tSPcyc
SS input rise/fall time
tSSLr, tSSLf
—1
µs
tSPCKWH
VOH
VOH
VOL
VOL
VOH
VOH
tSPCKWL
tSPCKr
tSPCKf
VOL
tSPcyc
tSPCKWH
VIH
VIH
VIL
VIL
VIH
VIH
tSPCKWL
tSPCKr
tSPCKf
VIL
tSPcyc
VOH = 0.7 × VCC, VOL = 0.3 × VCC, VIH = 0.7 × VCC, VIL = 0.3 × VCC
(n = 010, 011)
SCKn output
(master)
SCKn input
(slave)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com