ST7263 datasheet(101/109 Pages) STMICROELECTRONICS

Part #	ST7263

Description	LOW SPEED USB 8-BIT MCU FAMILY with up to 16K MEMORY, up to 512 BYTES RAM, 8-BIT ADC, WDG, TIMER, SCI & I2C

PDF	109 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

101 / 109 page

ST7263

101/109

COMMUNICATION INTERFACE CHARACTERISTICS (Cont’d)

7.8.2 I2C - Inter IC Control Interface

1) The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined

region of the falling edge of SCL

2) The maximum hold time of the START condition has only to be met if the interface does not stretch the low period of

SCL signal

Cb = total capacitance of one bus line in pF

2C/DDC-Bus Timings

Parameter

Standard I

Fast I

Symbol

Unit

Min

Max

Min

Max

Bus free time between a STOP and START con-

dition

4.7

1.3

TBUF

Hold time START condition. After this period,

the first clock pulse is generated

4.0

0.6

THD:STA

µs

LOW period of the SCL clock

4.7

1.3

TLOW

µs

HIGH period of the SCL clock

4.0

0.6

THIGH

µs

Set-up time for a repeated START condition

4.7

0.6

TSU:STA

µs

Data hold time

0 (1)

0.9(2)

THD:DAT

Data set-up time

250

100

TSU:DAT

Rise time of both SDA and SCL signals

1000

20+0.1Cb

300

Fall time of both SDA and SCL signals

300

20+0.1Cb

300

Set-up time for STOP condition

4.0

0.6

TSU:STO

Capacitive load for each bus line

400

ST7263 Datasheet(PDF) 101 Page - STMicroelectronics

ST7263 Datasheet(HTML) 101 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL