| Electronic Components Datasheet Search |
|
ST92163 Datasheet(PDF) 208 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92163 Datasheet(HTML) 208 Page - STMicroelectronics |
|
208 / 224 page ![]() 208/224 ST92163 - ELECTRICAL CHARACTERISTICS EXTERNAL INTERRUPT TIMING TABLE (VDD = 3.0 - 5.5V (1),T A =0°C+ 70°C, CLoad = 50pF, fINTCLK = 24MHz, unless otherwise specified) Note: The value in the left hand column shows the formula used to calculate the timing minimum or maximum from the oscillator clock period. The value in the right hand two columns show the timing minimum and maximum for an internal clock at 24MHz (INTCLK). (1) 3.0 - 4.0V voltage range is only available on devices with suffix L or V, with different frequency limitatio ns (L: 8 MHz, V: 16 MHz) (2) Formula guaranteed by design. Legend: Tck = INTCLK period = OSCIN period when OSCIN is not divided by 2; 2 x OSCIN period when OSCIN is divided by 2; OSCIN period x PLL factor when the PLL is enabled. EXTERNAL INTERRUPT TIMING N ° Symbol Parameter Value (Note) Unit Formula(2) Min Max 1 TwINTLR Low Level Pulse Width in Rising Edge Mode ≥ Tck+10 50 ns 2 TwINTHR High Level Pulse Width in Rising Edge Mode ≥ Tck+10 50 ns 3 TwINTHF High Level Pulse Width in Falling Edge Mode ≥ Tck+10 50 ns 4 TwINTLF Low Level Pulse Width in Falling Edge Mode ≥ Tck+10 50 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |