AT89C51CC03U-RDTIM datasheet(133/183 Pages) ATMEL

133 / 183 page

133

AT89C51CC03

4182B–CAN–09/03

Reset Value = 00X0 XXXXb

Not Bit addressable

4MODF

Mode Fault

- Set by hardware to indicate that the SS pin is in inappropriate logic level (in both

master and slave modes).

- Cleared by hardware when reading SPSCR

When MODF error occurred:

- In slave mode: SPI interface ignores all transmitted data while SS remains high.

A new transmission is perform as soon as SS returns low.

- In master mode: SPI interface is disabled (SPEN=0, see description for SPEN

bit in SPCON register).

SPTE

Serial Peripheral Transmit register Empty

- Set by hardware when transmit register is empty (if needed, SPDAT can be

loaded with another data).

- Cleared by hardware when transmit register is full (no more data should be

loaded in SPDAT).

2UARTM

Serial Peripheral UART mode

Set and cleared by software:

- Clear: Normal mode, data are transmitted MSB first (default)

- Set: UART mode, data are transmitted LSB first.

1SPTEIE

Interrupt Enable for SPTE

Set and cleared by software:

- Set to enable SPTE interrupt generation (when SPTE goes high, an interrupt is

generated).

- Clear to disable SPTE interrupt generation

Caution: When SPTEIE is set no interrupt generation occurred when SPIF flag

goes high. To enable SPIF interrupt again, SPTEIE should be cleared.

0MODFIE

Interrupt Enable for MODF

Set and cleared by software:

- Set to enable MODF interrupt generation

- Clear to disable MODF interrupt generation

Bit

Number

Bit

Mnemonic Description

AT89C51CC03U-RDTIM Datasheet(PDF) 133 Page - ATMEL Corporation

AT89C51CC03U-RDTIM Datasheet(HTML) 133 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL