AT89C51CC03U-RDTIM datasheet(140/183 Pages) ATMEL

140 / 183 page

140

AT89C51CC03

4182B–CAN–09/03

PCA Registers

Table 94. CMOD Register

CMOD (S:D9h)

PCA Counter Mode Register

Reset Value = 00XX X000b

765

43210

CIDL

WDTE

CPS1

CPS0

ECF

Bit

Number

Bit

Mnemonic

Description

7CIDL

PCA Counter Idle Control bit

Clear to let the PCA run during Idle mode.

Set to stop the PCA when Idle mode is invoked.

6WDTE

WatchDog Timer Enable

Clear to disable WatchDog Timer function on PCA Module 4,

Set to enable it.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

Reserved

The value read from this bit is indeterminate. Do not set this bit.

2CPS1

EWC Count Pulse Select bits

CPS1 CPS0

Clock source

Internal Clock, FPca/6

Internal Clock, FPca/2

Timer 0 overflow

External clock at ECI/P1.2 pin (Max. Rate = FPca/4)

1CPS0

Reserved

The value read from this bit is indeterminate. Do not set this bit.

0ECF

Enable PCA Counter Overflow Interrupt bit

Clear to disable CF bit in CCON register to generate an interrupt.

Set to enable CF bit in CCON register to generate an interrupt.

AT89C51CC03U-RDTIM Datasheet(PDF) 140 Page - ATMEL Corporation

AT89C51CC03U-RDTIM Datasheet(HTML) 140 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL