Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R8C2K Datasheet(PDF) 145 Page - Renesas Technology Corp

Part # R8C2K
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K Datasheet(HTML) 145 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 141Page - Renesas Technology Corp R8C2K Datasheet HTML 142Page - Renesas Technology Corp R8C2K Datasheet HTML 143Page - Renesas Technology Corp R8C2K Datasheet HTML 144Page - Renesas Technology Corp R8C2K Datasheet HTML 145Page - Renesas Technology Corp R8C2K Datasheet HTML 146Page - Renesas Technology Corp R8C2K Datasheet HTML 147Page - Renesas Technology Corp R8C2K Datasheet HTML 148Page - Renesas Technology Corp R8C2K Datasheet HTML 149Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 145 / 471 page
background image
R8C/2K Group, R8C/2L Group
15. Watchdog Timer
Rev.1.10
Dec 21, 2007
Page 128 of 450
REJ09B0406-0110
15. Watchdog Timer
The watchdog timer is a function that detects when a program is out of control. Use of the watchdog timer is
recommended to improve the reliability of the system. The watchdog timer contains a 15-bit counter and allows
selection of count source protection mode enable or disable.
Table 15.1 lists information on the Watchdog Timer Specifications.
Refer to 5.6 Watchdog Timer Reset for details on the watchdog timer.
Figure 15.1 shows the Block Diagram of Watchdog Timer. Figure 15.2 shows the Registers WDTR, WDTS, and
WDC. Figure 15.3 shows the Registers CSPR and OFS.
Table 15.1
Watchdog Timer Specifications
Item
Count Source Protection
Mode Disabled
Count Source Protection
Mode Enabled
Count source
CPU clock
Low-speed on-chip oscillator
clock
Count operation
Decrement
Count start condition
Either of the following can be selected
• After reset, count starts automatically
• Count starts by writing to WDTS register
Count stop condition
Stop mode, wait mode
None
Reset condition of watchdog
timer
• Reset
• Write 00h to the WDTR register before writing FFh
• Underflow
Operation at the time of underflow Watchdog timer interrupt or
watchdog timer reset
Watchdog timer reset
Select functions
• Division ratio of prescaler
Selected by the WDC7 bit in the WDC register
• Count source protection mode
Whether count source protection mode is enabled or disabled after
a reset can be selected by the CSPROINI bit in the OFS register
(flash memory). If count source protection mode is disabled after a
reset, it can be enabled or disabled by the CSPRO bit in the CSPR
register (program).
• Starts or stops of the watchdog timer after a reset
Selected by the WDTON bit in the OFS register (flash memory).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com