R8C2K datasheet(224/471 Pages) RENESAS

224 / 471 page

R8C/2K Group, R8C/2L Group

16. Timers

Rev.1.10

Dec 21, 2007

Page 207 of 450

REJ09B0406-0110

Figure 16.56

Operating Example of PWM Mode (Duty 0% and Duty 100%)

Rewritten by

a program

TRC register value

m: TRCGRA register setting value

Set to 0 by a program

Rewritten by a program

0000h

Duty 0%

TRCGRB register

IMFA bit in

TRCSR register

IMFB bit in

TRCSR register

TSTART bit in

TRCMR register

TRCIOB output

p (p>m)

TRC register value

0000h

TRCGRB register

IMFA bit in

TRCSR register

IMFB bit in

TRCSR register

TSTART bit in

TRCMR register

TRCIOB output

The above applies under the following conditions:

• The EB bit in the TRCOER register is set to 0 (output from TRCIOB enabled).

• The TOB bit in the TRCCR1 register is set to 1 (active level is “L”).

TRCIOB output does not switch to “L” because

no compare match with the TRCGRB register

has occurred

If compare matches occur simultaneously with registers TRCGRA and

TRCGRB, the compare match with the TRCGRB register has priority.

TRCIOB output switches to “L”. (In other words, no change).

TRCIOB output switches to “L” at compare match with the

TRCGRB register. (In other words, no change).

Set to 0 by a program

Duty 100%

Set to 0 by a program

R8C2K Datasheet(PDF) 224 Page - Renesas Technology Corp

R8C2K Datasheet(HTML) 224 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL