R8C2K datasheet(304/471 Pages) RENESAS

304 / 471 page

R8C/2K Group, R8C/2L Group

16. Timers

Rev.1.10

Dec 21, 2007

Page 287 of 450

REJ09B0406-0110

Figure 16.127 Registers TRDCR0 to TRDCR1 in Complementary PWM Mode

Timer RD Control Register i (i = 0 or 1)

Symbol

Address

After Reset

TRDCR0

TRDCR1

0140h

0150h

00h

Bit Symbol

Bit Name

Function

NOTES:

3. Bits CKEG1 to CKEG0 are enabled w hen bits TCK2 to TCK0 are set to 101b (TRDCLK input) and the STCLK bit in the

TRDFCR register is set to 1 (external clock input enabled).

CKEG1

CCLR0

Set to 000b (disable clearing (free-running

operation)) in complementary PWM mode.

TRDi counter clear select bits

This setting is enabled w hen the STCLK bit in the TRDFCR register is set to 1 (external clock input enabled).

Set bits TCK2 to TCK0 and bits CKEG1 to CKEG0 in registers TRDCR0 and TRDCR1 to the same values.

b3 b2

CKEG0

b1 b0

TCK2

000

b7 b6 b5 b4

CCLR2

CCLR1

Count source select bits(2)

b2 b1 b0

0 0 0 : f1

0 0 1 : f2

0 1 0 : f4

0 1 1 : f8

1 0 0 : f32

1 0 1 : TRDCLK input(1)

1 1 0 : fOCO40M

1 1 1 : Do not set.

External clock edge select bits(2,3)

b4 b3

0 0 : Count at the rising edge

0 1 : Count at the falling edge

1 0 : Count at both edges

1 1 : Do not set.

TCK1

TCK0

R8C2K Datasheet(PDF) 304 Page - Renesas Technology Corp

R8C2K Datasheet(HTML) 304 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL