R5F72115D160FPV datasheet(895/1228 Pages) RENESAS

895 / 1228 page

Section 20 I/O Ports

Rev. 2.00 May. 08, 2008 Page 871 of 1200

REJ09B0344-0200

20.2.1

Table 20.3 lists the port B registers.

Table 20.3

Abbreviation

R/W

Initial Value

Address

Access Size

Port B data register H

PBDRH

R/W

H'0000

H'FFFE3880

8, 16, 32

Port B data register L

PBDRL

R/W

H'0000

H'FFFE3882

8, 16

Port B port register H

PBPRH

H'xxxx

H'FFFE389C

8, 16, 32

Port B port register L

PBPRL

H'xxxx

H'FFFE389E

8, 16

20.2.2

Port B Data Registers H, L (PBDRH, PBDRL)

PBDRH and PBDRL are 16-bit readable/writable registers that store port B data. Bits PB30DR

and PB0DR correspond to pins PB30 to PB0, respectively.

When a pin function is general output, if a value is written to PBDRH or PBDRL, the value is

output directly from the pin, and if PBDRH or PBDRL is read, the register value is returned

directly regardless of the pin state.

When a pin function is general input, if PBDRH or PBDRL is read, the pin state, not the register

value, is returned directly. If a value is written to PBDRH or PBDRL, although that value is

written into PBDRH or PBDRL, it does not affect the pin state. Table 20.4 summarizes PBDRH

and PBDRL read/write operations.

PBDRH and PBDRL are initialized to the value shown in table 20.3 by a power-on reset, but are

not initialized by a manual reset or in sleep mode or software standby mode.

R5F72115D160FPV Datasheet(PDF) 895 Page - Renesas Technology Corp

R5F72115D160FPV Datasheet(HTML) 895 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL