H838532H datasheet(459/508 Pages) RENESAS

459 / 508 page

Appendix

Rev. 1.00 May 30, 2008 Page 439 of 484

REJ09B0436-0100

8. Block Transfer Instructions

Mnemonic

Addressing Mode and

Instruction Length (bytes)

No. of

States

Condition Code

EEPMOV. B

EEPMOV. W

Operation

if R4L

≠ 0 then

repeat @R5

→ @R6

R5+1

→ R5

R6+1

→ R6

R4L–1

→ R4L

until

R4L=0

else next

if R4

≠ 0 then

repeat @R5

→ @R6

R5+1

→ R5

R6+1

→ R6

R4–1

→ R4

until

R4=0

else next

—

—8+

EEPMOV

Notes: 1. The number of states in cases where the instruction code and its operands are located

in on-chip memory is shown here. For other cases, see appendix A.3, Number of

Execution States.

2. n is the value set in register R4L or R4.

(1) Set to 1 when a carry or borrow occurs at bit 11; otherwise cleared to 0.

(2) Set to 1 when a carry or borrow occurs at bit 27; otherwise cleared to 0.

(3) Retains its previous value when the result is zero; otherwise cleared to 0.

(4) Set to 1 when the adjustment produces a carry; otherwise retains its previous value.

(5) The number of states required for execution of an instruction that transfers data in

synchronization with the E clock is variable.

(6) Set to 1 when the divisor is negative; otherwise cleared to 0.

(7) Set to 1 when the divisor is zero; otherwise cleared to 0.

(8) Set to 1 when the quotient is negative; otherwise cleared to 0.

H838532H Datasheet(PDF) 459 Page - Renesas Technology Corp

H838532H Datasheet(HTML) 459 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL