H8S2245 datasheet(453/818 Pages) RENESAS

453 / 818 page

Section 12 Serial Communication Interface (SCI)

Rev.3.00 Mar. 26, 2007 Page 411 of 772

REJ09B0355-0300

Bit 5—Parity Enable (PE): In asynchronous mode, selects whether or not parity bit addition is

performed in transmission, and parity bit checking in reception. In clocked synchronous mode,

parity bit addition and checking is not performed, regardless of the PE bit setting.

Bit 5

Description

Parity bit addition and checking disabled

(Initial value)

Parity bit addition and checking enabled*

Note:

When the PE bit is set to 1, the parity (even or odd) specified by the O/

E bit is added to

transmit data before transmission. In reception, the parity bit is checked for the parity

(even or odd) specified by the O/

E bit.

Bit 4—Parity Mode (O/

EEEE): Selects either even or odd parity for use in parity addition and

checking.

The O/

E bit setting is only valid when the PE bit is set to 1, enabling parity bit addition and

checking, in asynchronous mode. The O/

E bit setting is invalid in clocked synchronous mode, and

when parity addition and checking is disabled in asynchronous mode.

Bit 4

Description

Even parity*

(Initial value)

Odd parity*

Notes: 1. When even parity is set, parity bit addition is performed in transmission so that the total

number of 1 bits in the transmit character plus the parity bit is even.

In reception, a check is performed to see if the total number of 1 bits in the receive

character plus the parity bit is even.

2. When odd parity is set, parity bit addition is performed in transmission so that the total

number of 1 bits in the transmit character plus the parity bit is odd.

In reception, a check is performed to see if the total number of 1 bits in the receive

character plus the parity bit is odd.

H8S2245 Datasheet(PDF) 453 Page - Renesas Technology Corp