Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

H8S2245 Datasheet(PDF) 559 Page - Renesas Technology Corp

Part # H8S2245
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S2245 Datasheet(HTML) 559 Page - Renesas Technology Corp

Back Button H8S2245 Datasheet HTML 555Page - Renesas Technology Corp H8S2245 Datasheet HTML 556Page - Renesas Technology Corp H8S2245 Datasheet HTML 557Page - Renesas Technology Corp H8S2245 Datasheet HTML 558Page - Renesas Technology Corp H8S2245 Datasheet HTML 559Page - Renesas Technology Corp H8S2245 Datasheet HTML 560Page - Renesas Technology Corp H8S2245 Datasheet HTML 561Page - Renesas Technology Corp H8S2245 Datasheet HTML 562Page - Renesas Technology Corp H8S2245 Datasheet HTML 563Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 559 / 818 page
background image
Section 14 A/D Converter
Rev.3.00 Mar. 26, 2007 Page 517 of 772
REJ09B0355-0300
14.4.3
Input Sampling and A/D Conversion Time
The A/D converter has a built-in sample-and-hold circuit. The A/D converter samples the analog
input at a time t
D after the ADST bit is set to 1, then starts conversion. Figure 14.5 shows the A/D
conversion timing. Table 14.4 indicates the A/D conversion time.
As indicated in figure 14.5, the A/D conversion time includes t
D and the input sampling time. The
length of t
D varies depending on the timing of the write access to ADCSR. The total conversion
time therefore varies within the ranges indicated in table 14.4.
In scan mode, the values given in table 14.4 apply to the first conversion time. In the second and
subsequent conversions the conversion time is fixed at 256 states when CKS = 0 or 128 states
when CKS = 1.
(1)
(2)
tD
t
SPL
t
CONV
φ
Input sampling
timing
ADF
Address bus
Write signal
Legend:
(1)
: ADCSR write cycle
(2)
: ADCSR address
tD
: A/D conversion start delay
tSPL
: Input sampling time
tCONV : A/D conversion time
Figure 14.5 A/D Conversion Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com