HD6432351 datasheet(455/1025 Pages) RENESAS

455 / 1025 page

Section 10 16-Bit Timer Pulse Unit (TPU)

Rev. 3.00 Sep 15, 2006 page 421 of 988

REJ09B0330-0300

Bits 7, 6, 5—Counter Clear 2, 1, and 0 (CCLR2, CCLR1, CCLR0): These bits select the

TCNT counter clearing source.

Channel

Bit 7

CCLR2

Bit 6

CCLR1

Bit 5

CCLR0

Description

0, 3

TCNT clearing disabled

(Initial value)

TCNT cleared by TGRA compare match/input

capture

TCNT cleared by TGRB compare match/input

capture

TCNT cleared by counter clearing for another

channel performing synchronous clearing/

synchronous operation*

TCNT clearing disabled

TCNT cleared by TGRC compare match/input

capture*

TCNT cleared by TGRD compare match/input

capture*

TCNT cleared by counter clearing for another

channel performing synchronous clearing/

synchronous operation*

Channel

Bit 7

Reserved*

Bit 6

CCLR1

Bit 5

CCLR0

Description

1, 2, 4, 5

TCNT clearing disabled

(Initial value)

TCNT cleared by TGRA compare match/input

capture

TCNT cleared by TGRB compare match/input

capture

TCNT cleared by counter clearing for another

channel performing synchronous clearing/

synchronous operation*

Notes: 1. Synchronous operation setting is performed by setting the SYNC bit in TSYR to 1.

2. When TGRC or TGRD is used as a buffer register, TCNT is not cleared because the

buffer register setting has priority, and compare match/input capture does not occur.

3. Bit 7 is reserved in channels 1, 2, 4, and 5. It is always read as 0 and cannot be

modified.

HD6432351 Datasheet(PDF) 455 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 455 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL