HD6432351 datasheet(466/1025 Pages) RENESAS

466 / 1025 page

Section 10 16-Bit Timer Pulse Unit (TPU)

Rev. 3.00 Sep 15, 2006 page 432 of 988

REJ09B0330-0300

Channel

Bit 7

IOD3

Bit 6

IOD2

Bit 5

IOD1

Bit 4

IOD0 Description

Output disabled

(Initial value)

0 output at compare match

1 output at compare match

TGR3D

is output

compare

Initial output is 0

output

Toggle output at compare

match

Output disabled

0 output at compare match

1 output at compare match

Initial output is 1

output

Toggle output at compare

match

Input capture at rising edge

Input capture at falling edge

Capture input

source is

TIOCD3 pin

Input capture at both edges

TGR3D

is input

capture

Capture input

source is channel

4/count clock

Input capture at TCNT4

count-up/count-down*

Legend: *: Don’t care

Notes: 1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and

φ/1 is used as the TCNT4

count clock, this setting is invalid and input capture is not generated.

2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this

setting is invalid and input capture/output compare is not generated.

HD6432351 Datasheet(PDF) 466 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 466 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL