HD64F2149YV datasheet(530/1075 Pages) RENESAS

530 / 1075 page

Section 16 I

2C Bus Interface

Rev. 3.00 Jan 18, 2006 page 502 of 1044

REJ09B0280-0300

DDCSWR

Bit 6

SAR

Bit 0

SARX

Bit 0

FSX

Operating Mode

2C bus format

• SAR and SARX slave addresses recognized

2C bus format

(Initial value)

• SAR slave address recognized

• SARX slave address ignored

2C bus format

• SAR slave address ignored

• SARX slave address recognized

Synchronous serial format

• SAR and SARX slave addresses ignored

Formatless mode (start/stop conditions not detected)

• Acknowledge bit used

Formatless mode* (start/stop conditions not detected)

• No acknowledge bit

Note:

Do not set this mode when automatic switching to the I

2C bus format is performed by

means of the DDCSWR setting.

16.2.3

Second Slave Address Register (SARX)

Bit

Initial value

Read/Write

SVAX6

R/W

SVAX5

R/W

SVAX4

R/W

SVAX3

R/W

SVAX2

R/W

FSX

R/W

SVAX1

R/W

SVAX0

R/W

SARX is an 8-bit readable/writable register that stores the second slave address and selects the

communication format. When the chip is in slave mode (and the addressing format is selected), if

the upper 7 bits of SARX match the upper 7 bits of the first frame received after a start condition,

the chip operates as the slave device specified by the master device. SARX is assigned to the same

address as ICDR, and can be written and read only when the ICE bit is cleared to 0 in ICCR.

SARX is initialized to H'01 by a reset and in hardware standby mode.

HD64F2149YV Datasheet(PDF) 530 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 530 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL