HD64F2149YV datasheet(562/1075 Pages) RENESAS

Part #	HD64F2149YV

Description	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

562 / 1075 page

Section 16 I

2C Bus Interface

Rev. 3.00 Jan 18, 2006 page 534 of 1044

REJ09B0280-0300

SDA

(slave output)

SDA

(master output)

SCL

(slave output)

Bit 7

Bit 6

Bit 5

Bit 7

Bit 6

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

IRIC

ICDRS

ICDRT

TDRE

SCL

(master output)

Interrupt

request

generation

Interrupt

request

generation

Slave receive mode

Slave transmit mode

Data 1

Data 2

[3] IRIC

clearance

[5] IRIC

clearance

[3] ICDR write

[5] ICDR write

User processing

Data 1

Data 2

[3]

[2]

Interrupt

request

generation

Figure 16.11 Example of Slave Transmit Mode Operation Timing (MLS = 0)

16.3.6

IRIC Setting Timing and SCL Control

The interrupt request flag (IRIC) is set at different times depending on the WAIT bit in ICMR, the

FS bit in SAR, and the FSX bit in SARX. If the TDRE or RDRF internal flag is set to 1, SCL is

automatically held low after one frame has been transferred; this timing is synchronized with the

internal clock. Figure 16.11 shows the IRIC set timing and SCL control.

HD64F2149YV Datasheet(PDF) 562 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 562 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL