HD64F2149YV datasheet(665/1075 Pages) RENESAS

665 / 1075 page

Section 18B Host Interface LPC Interface (LPC)

Rev. 3.00 Jan 18, 2006 page 637 of 1044

REJ09B0280-0300

I/O Read Cycle

I/O Write Cycle

State

Count

Contents

Drive

Source

Value

(3 to 0)

Contents

Drive

Source

Value

(3 to 0)

Start

Host

0000

Start

Host

0000

Cycle type/direction

Host

0000

Cycle type/direction

Host

0010

Address 1

Host

Bits 15 to

Address 1

Host

Bits 15 to

Address 2

Host

Bits 11 to 8

Address 2

Host

Bits 11 to 8

Address 3

Host

Bits 7 to 4

Address 3

Host

Bits 7 to 4

Address 4

Host

Bits 3 to 0

Address 4

Host

Bits 3 to 0

Turnaround

(recovery)

Host

1111

Data 1

Host

Bits 3 to 0

Turnaround

None

ZZZZ

Data 2

Host

Bits 7 to 4

Synchronization

Slave

0000

Turnaround

(recovery)

Host

1111

Data 1

Slave

Bits 3 to 0

Turnaround

None

ZZZZ

Data 2

Slave

Bits 7 to 4

Synchronization

Slave

0000

Turnaround

(recovery)

Slave

1111

Turnaround

(recovery)

Slave

1111

Turnaround

None

ZZZZ

Turnaround

None

ZZZZ

The timing of the

LFRAME, LCLK, and LAD signals is shown in figures 18B.2 and 18B.3.

ADDR

Start

LFRAME

LAD3 to LAD0

Number of clocks

LCLK

TAR

Sync

Data

TAR

Start

Cycle type,

direction,

and size

Figure 18B.2 Typical

LFRAME

LFRAME Timing

HD64F2149YV Datasheet(PDF) 665 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 665 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL