Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M32C/86T Datasheet(PDF) 248 Page - Renesas Technology Corp

Part # M32C/86T
Description  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86T Datasheet(HTML) 248 Page - Renesas Technology Corp

Back Button M32C/86T Datasheet HTML 244Page - Renesas Technology Corp M32C/86T Datasheet HTML 245Page - Renesas Technology Corp M32C/86T Datasheet HTML 246Page - Renesas Technology Corp M32C/86T Datasheet HTML 247Page - Renesas Technology Corp M32C/86T Datasheet HTML 248Page - Renesas Technology Corp M32C/86T Datasheet HTML 249Page - Renesas Technology Corp M32C/86T Datasheet HTML 250Page - Renesas Technology Corp M32C/86T Datasheet HTML 251Page - Renesas Technology Corp M32C/86T Datasheet HTML 252Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 248 / 505 page
background image
Page 225
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
17. Serial I/O (Special Function)
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
Trigger Signal
from the CTSi Pin
External Clock
from the CLKi Pin
Transfer Clock
TxDi
A
Transfer Clock
i=0 to 4
A, B : See Table 17.29.
TxDi
B
12345678
12345678
1234567
8
The SCLKSTPB bit in the UiC1 register
stops the clock
To generate the internal clock synchronized with the external clock, set the SU1HIM bit in the UiSMR2
register (i=0 to 4) and the SCLKDIV bit in the UiSMR register to values shown in Table 17.29. Then apply
________
a trigger signal to the CTSi pin. Either the same clock cycle as the external clock or external clock divided
by two can be selected as the transfer clock. The SCLKSTPB bit in the UiC1 register controls the transfer
clock. Set the SCLKSTPB bit accordingly, to start or stop the transfer clock during an external clock
operation. Figure 17.27 shows an example of the clock-divided synchronous function.
Table 17.29 Clock-Divided Synchronous Function Select
SCLKDIV Bit in
SU1HIM Bit in
Clock-Divided Synchronous Function
Example of Waveform
UiSMR Register
UiSMR2 Register
0
0
Not synchronized
-
0
1
Same division as the external clock
A in Figure 17.27
1
0 or 1
Same division as the external clock
B in Figure 17.27
divided by 2
i=0 to 4
Figure 17.27 Clock-Divided Synchronous Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com