Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M16C/62 Datasheet(PDF) 204 Page - Renesas Technology Corp

Part # M16C/62
Description  16-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY
PDF  621 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/62 Datasheet(HTML) 204 Page - Renesas Technology Corp

Back Button M16C/62 Datasheet HTML 200Page - Renesas Technology Corp M16C/62 Datasheet HTML 201Page - Renesas Technology Corp M16C/62 Datasheet HTML 202Page - Renesas Technology Corp M16C/62 Datasheet HTML 203Page - Renesas Technology Corp M16C/62 Datasheet HTML 204Page - Renesas Technology Corp M16C/62 Datasheet HTML 205Page - Renesas Technology Corp M16C/62 Datasheet HTML 206Page - Renesas Technology Corp M16C/62 Datasheet HTML 207Page - Renesas Technology Corp M16C/62 Datasheet HTML 208Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 204 / 621 page
background image
Mitsubishi microcomputers
M16C / 62 Group
SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER
Timing (VCC=5V)
189
Symbol
Standard
Measuring condition
Max.
Min.
Parameter
Unit
td(BCLK-AD)
Address output delay time
25
ns
th(BCLK-AD)
Address output hold time (BCLK standard)
4
ns
th(BCLK-CS)
Chip select output hold time (BCLK standard)
4
ns
td(BCLK-ALE)
ALE signal output delay time
25
ns
th(BCLK-ALE)
ALE signal output hold time
– 4
ns
td(BCLK-RD)
RD signal output delay time
25
ns
th(BCLK-RD)
RD signal output hold time
0
ns
td(BCLK-WR)
WR signal output delay time
25
ns
th(BCLK-WR)
WR signal output hold time
0
ns
td(BCLK-DB)
Data output delay time (BCLK standard)
40
ns
th(BCLK-DB)
Data output hold time (BCLK standard)
4
ns
th(WR-DB)
Data output hold time (WR standard)(Note2)
0
ns
td(DB-WR)
Data output delay time (WR standard)
ns
(Note1)
Note 1: Calculated according to the BCLK frequency as follows:
td(DB – WR) =
f(BCLK) X 2
10 9
– 40
[ns]
td(BCLK-CS)
Chip select output delay time
25
ns
th(RD-AD)
Address output hold time (RD standard)
0
ns
th(WR-AD)
Address output hold time (WR standard)
0
ns
Note 2: This is standard value shows the timing when the output is off,
and doesn't show hold time of data bus.
Hold time of data bus is different by capacitor volume and pull-up
(pull-down) resistance value.
Hold time of data bus is expressed in
t = –CR X ln (1 – VOL / VCC)
by a circuit of the right figure.
For example, when VOL = 0.2VCC, C = 30pF, R = 1k
Ω, hold time
of output “L” level is
t = – 30pF X 1k
Ω X ln (1 – 0.2VCC / VCC)
= 6.7ns.
DBi
R
C
Switching characteristics (referenced to VCC = 5V, VSS = 0V at Ta = 25oC, CM15 = “1” unless
otherwise specified)
VCC = 5V
Figure 1.26.1
Table 1.26.19. Memory expansion mode and microprocessor mode (no wait)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com