PIC12F615 datasheet(119/212 Pages) MICROCHIP

119 / 212 page

 2010 Microchip Technology Inc.

DS41302D-page 119

PIC12F609/615/617/12HV609/615

12.4.2

TIMER0 INTERRUPT

An overflow (FFh

 00h) in the TMR0 register will set

the T0IF bit of the INTCON register. The interrupt can

be enabled/disabled by setting/clearing T0IE bit of the

INTCON register. See Section 6.0 “Timer0 Module”

for operation of the Timer0 module.

12.4.3

GPIO INTERRUPT-ON-CHANGE

An input change on GPIO sets the GPIF bit of the

INTCON register. The interrupt can be enabled/

disabled by setting/clearing the GPIE bit of the

INTCON

Plus,

individual

pins

can

configured through the IOC register.

FIGURE 12-7:

INTERRUPT LOGIC

Note:

If a change on the I/O pin should occur

when

any

GPIO

operation

being

executed, then the GPIF interrupt flag may

not get set.

TMR1IF

TMR1IE

CMIF

CMIE

T0IF

T0IE

INTF

INTE

GPIF

GPIE

GIE

PEIE

Wake-up (If in Sleep mode)(1)

Interrupt to CPU

ADIF

ADIE

IOC-GP0

IOC0

IOC-GP1

IOC1

IOC-GP2

IOC2

IOC-GP3

IOC3

IOC-GP4

IOC4

IOC-GP5

IOC5

TMR2IF

TMR2IE

CCP1IF

CCP1IE

Note

Some peripherals depend upon the system clock for

operation. Since the system clock is suspended during Sleep, only

those peripherals which do not depend upon the system clock will wake

the part from Sleep. See Section 12.7.1 “Wake-up from Sleep”.

(615/617

(615/617 only)

only)

PIC12F615 Datasheet(PDF) 119 Page - Microchip Technology

PIC12F615 Datasheet(HTML) 119 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL